ADE5166 datasheet(121/156 Pages) AD

121 / 156 page

ADE5166/ADE5169/ADE5566/ADE5569

Rev. B | Page 121 of 156

Table 128. RTC Configuration SFR (TIMECON, Address 0xA1)

Bit

Mnemonic

Default

Description

Reserved

N/A

Reserved.

ALFLAG

Alarm flag. This bit is set when the RTC registers match the enabled alarm registers. It can be cleared by

the user to indicate that the alarm has been serviced.

[5:4]

ITS1, ITS0

INTVAL timebase select bits.

ITS1, ITS0

Timebase

1/128 sec

Second

Minute

Hour

SIT

Interval timer one-time alarm.

SIT

Result

The ITFLAG flag is set after INTVAL counts, and then another interval count starts

The ITFLAG flag is set after one time interval

ITFLAG

Interval timer flag. This bit is set when the configured time interval has elapsed. It can be cleared by the

user to indicate that the alarm event has been serviced.

ITEN

Interval timer enable.

ITEN

Result

The interval timer is disabled, and the 8-bit interval timer counter is reset

Set this bit to 1 to enable the interval timer

Unused

N/A

Unused.

Table 129. RTC Configuration 2 SFR (TIMECON2, Address 0xA2)

Bit

Mnemonic

Default

Description

[7:5]

Reserved

N/A

Reserved.

ALDAT_EN

Alarm date enable. When this bit is set, the data in the AL_DATE register (Address 0x0E) is compared to

the data in the RTC DATE register (Address 0x06). If the two values match, and any other enabled RTC

alarms also match, the ALFLAG in the TIMECON SFR (Address 0xA1[6]) is set. If enabled, an RTC interrupt occurs.

ALDAY_EN

Alarm day enable. When this bit is set, the data in the AL_DAY register (Address 0x0D) is compared to the

data in the RTC DAY register (Address 0x05). If the two values match and any other enabled RTC alarms

also match, the ALFLAG in the TIMECON SFR (Address 0xA1[6]) is set. If enabled, an RTC interrupt occurs.

ALHR_EN

Alarm hour enable. When this bit is set, the data in the AL_HOUR register (Address 0x0C) is compared to

the data in the RTC HOUR register (Address 0x04). If the two values match and any other enabled RTC

alarms also match, the ALFLAG in the TIMECON SFR (Address 0xA1[6]) is set. If enabled, an RTC interrupt occurs.

ALMIN_EN

Alarm minute enable. When set, the data in the AL_MIN register (Address 0x0B) is compared to the data in

the RTC MIN register (Address 0x03). If the two values match and any other enabled RTC alarms also

match, the ALFLAG in the TIMECON SFR (Address 0xA1[6]) is set. If enabled, an RTC interrupt occurs.

ALSEC_EN

Alarm second enable. When this bit is set, the data in the AL_SEC register (Address 0x0A) is compared to

the data in the RTC SEC register (Address 0x02). If the two values match and any other enabled RTC alarms

also match, the ALFLAG in the TIMECON SFR (Address 0xA1[6]) is set. If enabled, an RTC interrupt occurs.

ADE5166 数据表(PDF) 121 Page - Analog Devices

ADE5166 数据表(HTML) 121 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载