数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5GQ1H24AFR-R0C 数据表(PDF) 120 Page - Hynix Semiconductor

部件名 H5GQ1H24AFR-R0C
功能描述  1Gb (32Mx32) GDDR5 SGRAM
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5GQ1H24AFR-R0C 数据表(HTML) 120 Page - Hynix Semiconductor

Back Button H5GQ1H24AFR-R0C Datasheet HTML 116Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 117Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 118Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 119Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 120Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 121Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 122Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 123Page - Hynix Semiconductor H5GQ1H24AFR-R0C Datasheet HTML 124Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 173 page
background image
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsability for use of circuits described. No patent licenses are implied.
Rev. 1.0 /Nov. 2009
120
H5GQ1H24AFR
 5.23. DUTY CYCLE CORRECTOR (DCC)
As GDDR5 SGRAMs can operate with the PLL off during normal operation, the use of a Duty Cycle Cor‐
rector (DCC) can correct for the duty cycle of the WCK. DCC can be used at any time, however, rising and 
falling edges of WCK can be shifted according to the DCC type. The DCC should be enabled before WCK 
training and should be run for tDCC in order to effectively correct any error. 
DCC can correct the duty cycle error within the range of ± 100ps.
Figure 77. Timing Diagram of DCC Control Signals
DCC control signals
•DCC reset : The DCC reset is used to initialize the DCC code and should be issued anytime before the WCK 
enables (MRS7 A11:1,  A10:0)
•DCC start : The DCC start is used to update the DCC code and should be issued anytime after the WCK is stable 
(MRS7 A11:0, A10:1)
•DCC stop : The DCC stop is used to make it stop to update the DCC code while the DCC code is held. This should 
be issued after enough time from DCC start if needs (MRS7 A11:0, A10:0)
Table 35  DCC Timings
Parameter
Symbol
Min
Max
Unit
Required time for duty cycle corrector
tDCC
150
tCK
Training
PLL Reset
DCC start
DCC stop or not 
DCC reset
Enter WCK2CK
Training (reset WCK
divide by circuits)
Enter WCK2CK
Training (sets data
synchronizers, resets
FIFO pointers) 
WCK#
WCK
CK#
CK
CMD
NOP
NOP
MRS
NOP
NOP
MRS
NOP
NOP
MRS
A.C.
tWCKTMRS
tMRD
tWCKTTR
tDCC
tLK
tMRD
Start WCK2CK Phase



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com