HCS12 datasheet(95/452 Pages) FREESCALE

95 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

example of a best-case system is a single-chip 16-bit system with no 16-bit

off-boundary data accesses to any locations other than on-chip RAM.

Many conditions can cause one or more instruction cycles to be stretched,

but the CPU is not aware of the stretch delays because the clock to the CPU

is temporarily stopped during these delays.

The following paragraphs explain the cycle code letters used and note

conditions that can cause each type of cycle to be stretched.

f — Free cycle. This indicates a cycle where the CPU

does not require use of the system buses. An f cycle

is always one cycle of the system bus clock. These

cycles can be used by a queue controller or the

background debug system to perform single cycle

accesses without disturbing the CPU.

g — Read 8-bit PPAGE register. These cycles are used

only with the CALL instruction to read the current

value of the PPAGE register and are not visible on the

external bus. Since the PPAGE register is an internal

8-bit register, these cycles are never stretched.

I — Read indirect pointer. Indexed indirect instructions

use this 16-bit pointer from memory to address the

operand for the instruction. These are always 16-bit

reads but they can be either aligned or misaligned.

These cycles are extended to two bus cycles if the

MCU is operating with an 8-bit external data bus and

the corresponding data is stored in external memory.

There can be additional stretching when the address

space is assigned to a chip-select circuit programmed

for slow memory. These cycles are also stretched if

they correspond to misaligned access to a memory

that is not designed for single-cycle misaligned

access.

i — Read indirect PPAGE value. These cycles are only

used with indexed indirect versions of the CALL

instruction, where the 8-bit value for the memory

expansion page register of the CALL destination is

fetched from an indirect memory location. These

cycles are stretched only when controlled by a

chip-select circuit that is programmed for slow

memory.

HCS12 数据表(PDF) 95 Page - Freescale Semiconductor, Inc

HCS12 数据表(HTML) 95 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载