HCS12 datasheet(110/452 Pages) FREESCALE

110 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

110

Freescale Semiconductor

Operation:

(CCR)

• (Mask) ⇒ CCR

Description:

Performs bitwise logical AND between the content of a mask operand and

the content of the CCR. The result is placed in the CCR. After the operation

is performed, each bit of the CCR is the result of a logical AND with the

corresponding bits of the mask. To clear CCR bits, clear the corresponding

mask bits. CCR bits that correspond to ones in the mask are not changed

by the ANDCC operation.

If the I mask bit is cleared, there is a 1-cycle delay before the system allows

interrupt requests. This prevents interrupts from occurring between

instructions in the sequences CLI, WAI and CLI, STOP (CLI is equivalent to

ANDCC #$EF).

Condition code bits are cleared if the corresponding bit was 0 before the

operation or if the corresponding bit in the mask is 0.

ANDCC

Logical AND CCR with Mask

ANDCC

CCR Details:

HIN

⇓⇓⇓⇓⇓⇓⇓⇓

Source Form

Address

Mode

Object Code

Access Detail

HCS12

M68HC12

ANDCC #opr8i

IMM

10 ii

HCS12 数据表(PDF) 110 Page - Freescale Semiconductor, Inc

HCS12 数据表(HTML) 110 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载