| 数据搜索系统,热门电子元器件搜索 |
|
MC68HC705P9CS 数据表(PDF) 67 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC705P9CS 数据表(HTML) 67 Page - Freescale Semiconductor, Inc |
|
67 / 160 page ![]() Resets and Interrupts Resets MC68HC705P9 — Rev. 4.0 Technical Data MOTOROLA Resets and Interrupts 67 Figure 5-2. Power-On Reset Timing 5.2.2 External Reset A logic zero applied to the RESET pin for one and one-half t CYC generates an external reset. A Schmitt trigger senses the logic level at the RESET pin. Figure 5-3. External Reset Timing 1FFE 4064 tCYC VDD OSC1 PIN INTERNAL CLOCK INTERNAL ADDRESS BUS Notes: INTERNAL DATA BUS 1FFE 1FFE 1FFE 1FFE 1FFE 1FFF (NOTE 1) 1. Power-on reset threshold is typically between 1 V and 2 V. 2. Internal clock, internal address bus, and internal data bus are not available externally. NEW PCH NEW PCL Table 5-1. External Reset Timing Characteristic Symbol Min Max Unit RESET Pulse Width tRL 1.5 — tCYC INTERNAL CLOCK INTERNAL ADDRESS BUS Notes: INTERNAL DATA BUS 1FFE 1FFE 1FFE 1FFE 1FFF NEW PC 1. Internal clock, internal address bus, and internal data bus are not available externally. 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence. NEW PCH tRL NEW PC NEW PCL DUMMY OP CODE RESET Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |