MC68HC705P9CS datasheet(97/160 Pages) FREESCALE

97 / 160 page

Computer Operating Properly Watchdog (COP)

Interrupts

MC68HC705P9 — Rev. 4.0

Technical Data

MOTOROLA

Computer Operating Properly Watchdog (COP)

8.4.3 Clearing the COP Watchdog

To clear the COP watchdog and prevent a COP reset, write a logic zero

to bit 0 (COPC) of the COP register at location $1FF0.

If the main program executes within the COP timeout period, the clearing

routine needs to be executed only once. If the main program takes

longer than the COP timeout period, the clearing routine must be

executed more than once.

NOTE:

Place the clearing routine in the main program and not in an interrupt

routine. Clearing the COP watchdog in an interrupt routine might prevent

COP watchdog timeouts even though the main program is not operating

properly.

8.5 Interrupts

The COP watchdog does not generate interrupts.

8.6 COP Register

The COP register is a write-only register that returns the contents of

EPROM location $1FF0 when read.

COPC — COP Clear

COPC is a write-only bit. Periodically writing a logic zero to COPC

prevents the COP watchdog from resetting the MCU. Reset clears the

COPC bit.

$1FF0

Bit 7

54321

Bit 0

Read:

Write:

COPC

Reset:

UUUUUUU

= Unimplemented

U = Unaffected

Figure 8-1. COP Register (COPR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC705P9CS 数据表(PDF) 97 Page - Freescale Semiconductor, Inc

MC68HC705P9CS 数据表(HTML) 97 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载