MC68HC705P9CS datasheet(85/160 Pages) FREESCALE

85 / 160 page

Parallel Input/Output (I/O) Ports

Port B

MC68HC705P9 — Rev. 4.0

Technical Data

MOTOROLA

Parallel Input/Output (I/O) Ports

7.4 Port B

Port B is a 3-bit I/O port that shares its pins with the serial I/O port

(SIOP).

NOTE:

Do not use port B for general-purpose I/O while the SIOP is enabled.

7.4.1 Port B Data Register (PORTB)

The port B data register contains a latch for each of the three port B pins.

PB[7:5] — Port B Data Bits

These read/write bits are software programmable bits. Data direction

of each port B pin is under the control of the corresponding bit in data

direction register B. Reset has no effect on port B data.

NOTE:

Writing to data direction register B does not affect the data direction of

port B pins that are being used by the SIOP. However, data direction

of the latches or the states of the pins.

SCK — Serial Clock

When the SIOP is enabled, SCK is the SIOP clock output (in master

mode) or the SIOP clock input (in slave mode).

$0001

Bit 7

54321

Bit 0

Read:

PB7

PB6

PB5

00000

Write:

Reset:

Unaffected by reset

Alternate

Function:

SCK

SDI

SDO

= Unimplemented

Figure 7-5. Port B Data Register (PORTB)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC705P9CS 数据表(PDF) 85 Page - Freescale Semiconductor, Inc

MC68HC705P9CS 数据表(HTML) 85 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载