| 数据搜索系统,热门电子元器件搜索 |
|
PPC8567CVTAQGGA 数据表(PDF) 30 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PPC8567CVTAQGGA 数据表(HTML) 30 Page - Freescale Semiconductor, Inc |
|
30 / 139 page ![]() MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1 30 Freescale Semiconductor Ethernet Interface and MII Management Timing diagrams for FIFO appear in Figure 7 and Figure 8. . Figure 7. FIFO Transmit AC Timing Diagram Figure 8. FIFO Receive AC Timing Diagram 8.2.2 GMII AC Timing Specifications This section describes the GMII transmit and receive AC timing specifications. 8.2.2.1 GMII Transmit AC Timing Specifications Table 27 provides the GMII transmit AC timing specifications. Table 27. GMII Transmit AC Timing Specifications At recommended operating conditions with LVDD of 3.3 V ± 5%. Parameter/Condition Symbol 1 Min Typ Max Unit GTX_CLK clock period tGTX —8.0 — ns GTX_CLK duty cycle tGTXH/tGTX 45 — 55 % GMII data TXD[7:0], TX_ER, TX_EN setup time tGTKHDV 2.5 — — ns GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay tGTKHDX 0.5 — 5.0 ns GTX_CLK data clock rise time (20%-80%) tGTXR 2 —1.0 2.0 ns GTX_CLK data clock fall time (80%-20%) tGTXF 2 —1.0 2.0 ns EC_GTX_CLK125 clock rise time (20%-80%) tG125R —1.0 2.0 ns EC_GTX_CLK125 clock fall time (80%-20%) tG125F —1.0 2.0 ns tFIT tFITH tFITF tFITDX TXD[7:0] TX_EN GTX_CLK TX_ER tFITDV tFITR tFIR tFIRH tFIRF tFIRR RX_CLK RXD[7:0] RX_DV RX_ER valid data tFIRDX tFIRDV |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |