数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC8567CVTAQGGA 数据表(PDF) 96 Page - Freescale Semiconductor, Inc

部件名 PPC8567CVTAQGGA
功能描述  MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

PPC8567CVTAQGGA 数据表(HTML) 96 Page - Freescale Semiconductor, Inc

Back Button PPC8567CVTAQGGA Datasheet HTML 92Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 93Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 94Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 95Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 96Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 97Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 98Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 99Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 100Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 139 page
background image
MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
96
Freescale Semiconductor
HDLC, BISYNC, Transparent and Synchronous UART
Figure 64 shows the Utopia timing with internal clock.
Figure 64. Utopia AC Timing (Internal Clock) Diagram
21 HDLC, BISYNC, Transparent and Synchronous UART
This section describes the DC and AC electrical specifications for the high level data link control (HDLC),
BISYNC, transparent and synchronous UART of the MPC8568E.
21.1 HDLC, BISYNC, Transparent and Synchronous UART DC Electrical
Characteristics
Table 75 provides the DC electrical characteristics for the MPC8568E HDLC, BISYNC, Transparent and
Synchronous UART protocols.
21.2 HDLC, BISYNC, Transparent and Synchronous UART AC Timing
Specifications
Table 76 provides the input and output AC timing specifications for HDLC, BiSync, Transparent and
Synchronous UART protocols.
Table 75. HDLC, BiSync, Transparent and Synchronous UART DC Electrical Characteristics
Characteristic
Symbol
Condition
Min
Max
Unit
Output high voltage
VOH
IOH = –2.0 mA
2.4
V
Output low voltage
VOL
IOL = 3.2 mA
0.5
V
Input high voltage
VIH
—2.0
OVDD+0.3
V
Input low voltage
VIL
—-0.3
0.8
V
Input current
IIN
0 V
≤ VIN ≤ OVDD
± 10
μA
Table 76. HDLC, BiSync, Transparent AC Timing Specifications 1
Characteristic
Symbol 2
Min
Max
Unit
Outputs—Internal clock delay
tHIKHOV
06.5
ns
Outputs—External clock delay
tHEKHOV
18
ns
UtopiaCLK (output)
tUIIXKH
tUIKHOV
Input Signals:
Utopia
Output Signals:
Utopia
tUIIVKH
tUIKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com