数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC8567CVTAQGGA 数据表(PDF) 15 Page - Freescale Semiconductor, Inc

部件名 PPC8567CVTAQGGA
功能描述  MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

PPC8567CVTAQGGA 数据表(HTML) 15 Page - Freescale Semiconductor, Inc

Back Button PPC8567CVTAQGGA Datasheet HTML 11Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 12Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 13Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 14Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 15Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 16Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 17Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 18Page - Freescale Semiconductor, Inc PPC8567CVTAQGGA Datasheet HTML 19Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 139 page
background image
MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
15
Input Clocks
4
Input Clocks
4.1
System Clock Timing
Table 7 provides the system clock (SYSCLK) AC timing specifications for the MPC8568E.
eTSEC
Ethernet
MII
0.01
W
Multiply with
number of the
interfaces
GMII/TBI
0.07
W
RGMII/RTBI
0.04
W
eTSEC
FIFO I/O
16b, 200 MHz
0.20
W
Multiply with
number of the
interfaces
16b, 155 MHz
0.16
W
8b, 200 MHz
0.11
W
8b, 155 MHz
0.08
W
QE UCC
MII/RMII
0.01
W
Multiply with
number of the
interfaces
If UCC is
programmed
for other
protocols,
scale Ethernet
power
dissipation to
the number of
signals and the
clock rate
GMII/TBI
0.07
W
RGMII/RTBI
0.04
W
Note: This is the power for each individual interface. The power must be calculated for each interface being utilized.
Table 7. SYSCLK AC Timing Specifications
At recommended operating conditions (see Table 3) with OVDD = 3.3 V ± 165 mV.
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
SYSCLK frequency
fSYSCLK
166
MHz
1
SYSCLK cycle time
tSYSCLK
6.0
ns
SYSCLK rise and fall time
tKH, tKL
0.61.0
2.3ns
2
SYSCLK duty cycle
tKHK/tSYSCLK
40
60
%
3
Table 6. Typical MPC8568E I/O Power Dissipation (continued)
Interface
Parameters
GVDD
BVDD
OVDD
LVDD
TVDD
XVDD Unit
Comment
2.5 V
1.8 V 3.3 V 2.5 V
3.3 V
2.5 V
3.3 V
2.5 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com