PPC8567CVTAQGGA datasheet(77/139 Pages) FREESCALE

部件名	PPC8567CVTAQGGA

功能描述	MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications

PDF	139 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

77 / 139 page

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

PCI Express

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is

created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX

UI.

NOTE

The reference impedance for return loss measurements is 50. to ground for

both the D+ and D- line (that is, as measured by a Vector Network Analyzer

with 50. probes—see Figure 51). Note that the series capacitors, CTX, are

optional for the return loss measurement.

Figure 50. Minimum Receiver Eye Timing and Voltage Compliance Specification

14.5.1

Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2

inches of the package pins, into a test/measurement load shown in Figure 51.

NOTE

The allowance of the measurement point to be within 0.2 inches of the

package pins is meant to acknowledge that package/board routing may

benefit from D+ and D– not being exactly matched in length at the package

pin boundary.

PPC8567CVTAQGGA 数据表(PDF) 77 Page - Freescale Semiconductor, Inc