PPC8567CVTAQGGA datasheet(83/139 Pages) FREESCALE

83 / 139 page

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

Serial RapidIO

For each baud rate at which an LP-Serial transmitter is specified to operate, the output eye pattern of the

transmitter shall fall entirely within the unshaded portion of the Transmitter Output Compliance Mask

shown in Figure 53 with the parameters specified in Table 60 when measured at the output pins of the

device and the device is driving a 100 Ohm +/–5% differential resistive load. The output eye pattern of an

LP-Serial transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol

interference) need only comply with the Transmitter Output Compliance Mask when pre-emphasis is

disabled or minimized.

Figure 53. Transmitter Output Compliance Mask

Table 59. Long Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic

Symbol

Range

Unit

Notes

Min

Max

Output Voltage,

–0.40

2.30

Volts

Voltage relative to COMMON

of either signal comprising a

differential pair

Differential Output Voltage

VDIFFPP

800

1600

mV p-p

—

Deterministic Jitter

—

0.17

UI p-p

—

Total Jitter

—0.35

UI p-p

—

Multiple output skew

SMO

—

1000

Skew at the transmitter output

between lanes of a multilane

link

Unit Interval

320

+/– 100 ppm

VDIFF min

VDIFF max

-VDIFF min

-VDIFF max

1-B

Time in UI

A1-A

PPC8567CVTAQGGA 数据表(PDF) 83 Page - Freescale Semiconductor, Inc

PPC8567CVTAQGGA 数据表(HTML) 83 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载