PPC8567CVTAQGGA datasheet(73/139 Pages) FREESCALE

73 / 139 page

MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

PCI Express

14.4.2

Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 49 is specified using the passive compliance/test measurement load (see

Figure 51) in place of any real PCI Express interconnect + RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in

time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ

in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level

of the de-emphasized bit will always be relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

RLTX-CM

Common Mode

Return Loss

—

Measured over 50 MHz to 1.25 GHz. See Note 4

ZTX-DIFF-DC

DC Differential

TX Impedance

100

120

TX DC Differential mode Low Impedance

ZTX-DC

Transmitter DC

Impedance

—

Required TX D+ as well as D- DC Impedance during all

states

LTX-SKEW

Lane-to-Lane

Output Skew

—

500 +

2 UI

Static skew between any two Transmitter Lanes within a

single Link

CTX

AC Coupling

Capacitor

—

200

All Transmitters shall be AC coupled. The AC coupling is

required either within the media or within the

transmitting component itself. See note 8.

Tcrosslink

Crosslink

Random

Timeout

—

This random timeout helps resolve conflicts in crosslink

configuration by eventually resulting in only one

Downstream and one Upstream Port. See Note 7.

Notes:

1. No test load is necessarily associated with this value.

2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 51 and measured over

any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 49)

3. A TTX-EYE = 0.70 UI provides for a total sum of deterministic and random jitter budget of TTX-JITTER-MAX = 0.30 UI for the

Transmitter collected over any 250 consecutive TX UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total

TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean.

The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed

to the averaged time value.

4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode

return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement

applies to all valid input levels. The reference impedance for return loss measurements is 50

Ω to ground for both the D+ and

D- line (that is, as measured by a Vector Network Analyzer with 50 ohm probes—see Figure 51). Note that the series capacitors

CTX is optional for the return loss measurement.

5. Measured between 20-80% at transmitter package pins into a test load as shown in Figure 51 for both VTX-D+ and VTX-D-.

6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a

7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a

8. MPC8568E SerDes transmitter does not have CTX built-in. An external AC Coupling capacitor is required.

Table 51. Differential Transmitter (TX) Output Specifications (continued)

Symbol

Parameter

Min

Nom

Max

Units

Comments

PPC8567CVTAQGGA 数据表(PDF) 73 Page - Freescale Semiconductor, Inc

PPC8567CVTAQGGA 数据表(HTML) 73 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载