数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8544E 数据表(PDF) 26 Page - Freescale Semiconductor, Inc

部件名 MPC8544E
功能描述  MPC8544E PowerQUICC III Integrated Processor Hardware Specifications
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8544E 数据表(HTML) 26 Page - Freescale Semiconductor, Inc

Back Button MPC8544E Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 30Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 117 page
background image
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
26
Freescale Semiconductor
Enhanced Three-Speed Ethernet (eTSEC), MII Management
Output differential voltage2,3,5
|VOD|
323
500
725
mV
Equalization
setting: 1.0x
296
459
665
Equalization
setting: 1.09x
269
417
604
Equalization
setting: 1.2x
243
376
545
Equalization
setting: 1.33x
215
333
483
Equalization
setting: 1.5x
189
292
424
Equalization
setting: 1.71x
162
250
362
Equalization
setting: 2.0x
Output offset voltage
VOS
425
500
577.5
mV
1, 4
Output impedance (single
ended)
RO
40
60
Ω
Mismatch in a pair
ΔR
O
——
10
%
Change in VOD between 0 and 1
Δ|V
OD|—
25
mV
Change in VOS between 0 and 1
ΔV
OS
——
25
mV
Output current on short to GND
ISA, ISB
——
40
mA
Notes:
1. This will not align to DC-coupled SGMII.
2. |VOD| = |VSD2_TXn – VSD2_TXn|. |VOD| is also referred as output differential peak voltage. VTX-DIFFp-p = 2*|VOD|.
3. The |VOD| value shown in the table assumes the following transmit equalization setting in the XMITEQCD (for SerDes 2 lane
2 and 3) bit field of MPC8544E SerDes 2 control register 1:
•The MSbit (bit 0) of the above bit field is set to zero (selecting the full VDD-DIFF-p-p amplitude—power up default);
•The LSbits (bit [1:3]) of the above bit field is set based on the equalization setting shown in this table.
4. VOS is also referred to as output common mode voltage.
5. The |VOD| value shown in the Typ column is based on the condition of XVDD_SRDS2-Typ = 1.0 V, no common mode offset
variation (VOS = 500 mV), SerDes2 transmitter is terminated with 100-Ω differential load between SD2_TX[n] and SD2_TX[n].
Table 24. DC Transmitter Electrical Characteristics (continued)
Parameter
Symbol
Min
Typ
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com