| 数据搜索系统,热门电子元器件搜索 |
|
MPC8544E 数据表(PDF) 83 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8544E 数据表(HTML) 83 Page - Freescale Semiconductor, Inc |
|
83 / 117 page ![]() MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5 Freescale Semiconductor 83 Package Description 18.3 Pinout Listings Table 62 provides the pinout listing for the MPC8544E 783 FC-PBGA package. NOTE The naming convention of TSEC1 and TSEC3 is used to allow the splitting voltage rails for the eTSEC blocks and to ease the port of existing PowerQUICC III software. NOTE The DMA_DACK[0:1] and TEST_SEL pins must be set to a proper state during POR configuration. Please refer to Table 62 for more details. Table 62. MPC8544E Pinout Listing Signal Package Pin Number Pin Type Power Supply Notes PCI PCI1_AD[31:0] AE8, AD8, AF8, AH12, AG12, AB9, AC9, AE9, AD10, AE10, AC11, AB11, AB12, AC12, AF12, AE11, Y14, AE15, AC15, AB15, AA15, AD16, Y15, AB16, AF18, AE18, AC17, AE19, AD19, AB17, AB18, AA16 I/O OVDD — PCI1_C_BE[3:0] AC10, AE12, AA14, AD17 I/O OVDD — PCI1_GNT[4:1] AE7, AG11,AH11, AC8 O OVDD 4, 8, 24 PCI1_GNT0 AE6 I/O OVDD — PCI1_IRDY AF13 I/O OVDD 2 PCI1_PAR AB14 I/O OVDD — PCI1_PERR AE14 I/O OVDD 2 PCI1_SERR AC14 I/O OVDD 2 PCI1_STOP AA13 I/O OVDD 2 PCI1_TRDY AD13 I/O OVDD 2 PCI1_REQ[4:1] AF9, AG10, AH10, AD6 I OVDD — PCI1_REQ0 AB8 I/O OVDD — PCI1_CLK AH26 I OVDD — PCI1_DEVSEL AC13 I/O OVDD 2 PCI1_FRAME AD12 I/O OVDD 2 PCI1_IDSEL AG6 I OVDD — |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |