数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8544E 数据表(PDF) 39 Page - Freescale Semiconductor, Inc

部件名 MPC8544E
功能描述  MPC8544E PowerQUICC III Integrated Processor Hardware Specifications
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8544E 数据表(HTML) 39 Page - Freescale Semiconductor, Inc

Back Button MPC8544E Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 43Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 117 page
background image
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
Freescale Semiconductor
39
Enhanced Three-Speed Ethernet (eTSEC), MII Management
Figure 22 shows the RGMII and RTBI AC timing and multiplexing diagrams.
Figure 22. RGMII and RTBI AC Timing and Multiplexing Diagrams
Fall time (20%–80%)
tRGTF
0.75
ns
Notes:
1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and
RTBI timing. For example, the subscript of tRGT represents the TBI (T) receive (RX) clock. Note also that the notation for rise
(R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is
skew (SK) followed by the clock that is being skewed (RGT).
2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns
will be added to the associated clock signal.
3. For 10 and 100 Mbps, tRGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long
as the minimum duty cycle is not violated and stretching occurs for no more than three tRGT of the lowest speed transitioned
between.
5. Guaranteed by design.
Table 37. RGMII and RTBI AC Timing Specifications (continued)
At recommended operating conditions with L/TVDD of 2.5 V ± 5%.
Parameter/Condition
Symbol1
Min
Typ
Max
Unit
Notes
GTX_CLK
tRGT
tRGTH
tSKRGT_TX
TX_CTL
TXD[8:5]
TXD[7:4]
TXD[9]
TXERR
TXD[4]
TXEN
TXD[3:0]
(At Transmitter)
TXD[8:5][3:0]
TXD[7:4][3:0]
TX_CLK
(At PHY)
RX_CTL
RXD[8:5]
RXD[7:4]
RXD[9]
RXERR
RXD[4]
RXDV
RXD[3:0]
RX_CLK
(At PHY)
tSKRGT_RX
tSKRGT_RX
tSKRGT_TX
tRGTH
tRGT
GTX_CLK
(At Receiver)
RXD[8:5][3:0]
RXD[7:4][3:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com