MPC8544E datasheet(93/117 Pages) FREESCALE

93 / 117 page

MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

Freescale Semiconductor

Clocking

19 Clocking

This section describes the PLL configuration of the MPC8544E. Note that the platform clock is identical

to the core complex bus (CCB) clock.

19.1

Clock Ranges

Table 63 provides the clocking specifications for the processor cores and Table 64 provides the clocking

specifications for the memory bus.

19.2

CCB/SYSCLK PLL Ratio

The CCB clock is the clock that drives the e500 core complex bus (CCB), and is also called the platform

clock. The frequency of the CCB is set using the following reset signals (see Table 65):

•

SYSCLK input signal

•

Binary value on LA[28:31] at power up

Table 63. Processor Core Clocking Specifications

Characteristic

Maximum Processor Core Frequency

Unit

Notes

667 MHz

800 MHz

1000 MHz

1067 MHz

Min

Max

Min

Max

Min

Max

Min

Max

e500 core processor frequency

667

800

667

1000

667

1067

MHz

1, 2

Notes:

1. Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK

frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating

frequencies. Refer to Section 19.2, “CCB/SYSCLK PLL Ratio,” and Section 19.3, “e500 Core PLL Ratio,” for ratio settings.

2. The minimum e500 core frequency is based on the minimum platform frequency of 333 MHz.

Table 64. Memory Bus Clocking Specifications

Characteristic

Maximum Processor Core

Frequency

Unit

Notes

667, 800, 1000, 1067 MHz

Min

Max

Memory bus clock speed

166

266

MHz

1, 2

Notes:

1. Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting

SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum

operating frequencies. Refer to Section 19.2, “CCB/SYSCLK PLL Ratio,” and Section 19.3, “e500 Core PLL Ratio,” for ratio

settings.

2. The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.

MPC8544E 数据表(PDF) 93 Page - Freescale Semiconductor, Inc

MPC8544E 数据表(HTML) 93 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载