| 数据搜索系统,热门电子元器件搜索 |
|
MPC8544E 数据表(PDF) 95 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8544E 数据表(HTML) 95 Page - Freescale Semiconductor, Inc |
|
95 / 117 page ![]() MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5 Freescale Semiconductor 95 Clocking 19.5 Security Controller PLL Ratio Table 67 shows the SEC frequency ratio. 19.6 Frequency Options 19.6.1 SYSCLK to Platform Frequency Options Table 68 shows the expected frequency values for the platform frequency when using a CCB clock to SYSCLK ratio in comparison to the memory bus clock speed. Table 67. SEC Frequency Ratio Signal Name Value (Binary) CCB CLK:SEC CLK LWE_B 0 2:11 13:12 Notes: 1. In 2:1 mode the CCB frequency must be operating ≤ 400 MHz. 2. In 3:1 mode any valid CCB can be used. The 3:1 mode is the default ratio for security block. Table 68. Frequency Options of SYSCLK with Respect to Memory Bus Speeds CCB to SYSCLK Ratio SYSCLK (MHz) 33.33 41.66 66.66 83 100 111 133.33 Platform /CCB Frequency (MHz) 2 — 3 — 333 400 4 — 333 400 445 533 5 333 415 500 6 400 500 8 333 533 9 375 10 333 417 12 400 500 16 533 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |