数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8544E 数据表(PDF) 20 Page - Freescale Semiconductor, Inc

部件名 MPC8544E
功能描述  MPC8544E PowerQUICC III Integrated Processor Hardware Specifications
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8544E 数据表(HTML) 20 Page - Freescale Semiconductor, Inc

Back Button MPC8544E Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8544E Datasheet HTML 24Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 117 page
background image
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
20
Freescale Semiconductor
DDR and DDR2 SDRAM
6.2.2
DDR SDRAM Output AC Timing Specifications
Table 18 provides the output AC timing specifications for the DDR SDRAM interface.
Table 18. DDR SDRAM Output AC Timing Specifications
At recommended operating conditions.
Parameter
Symbol1
Min
Max
Unit
Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing
tMCK
3.75
6
ns
2
ADDR/CMD output setup with respect to MCK
tDDKHAS
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
ADDR/CMD output hold with respect to MCK
tDDKHAX
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
MCS[n] output setup with respect to MCK
tDDKHCS
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
MCS[n] output hold with respect to MCK
tDDKHCX
ns
3
533 MHz
400 MHz
333 MHz
1.48
1.95
2.40
7
MCK to MDQS Skew
tDDKHMH
–0.6
0.6
ns
4
MDQ/MECC/MDM output setup with respect
to MDQS
tDDKHDS,
tDDKLDS
ps
5
533 MHz
400 MHz
333 MHz
538
700
900
7
MDQ/MECC/MDM output hold with respect to
MDQS
tDDKHDX,
tDDKLDX
ps
5
533 MHz
400 MHz
333 MHz
538
700
900
7
MDQS preamble
tDDKHMP
0.75 x tMCK
ns
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com