| 数据搜索系统,热门电子元器件搜索 |
|
MPC8544E 数据表(PDF) 29 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8544E 数据表(HTML) 29 Page - Freescale Semiconductor, Inc |
|
29 / 117 page ![]() MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5 Freescale Semiconductor 29 Enhanced Three-Speed Ethernet (eTSEC), MII Management 8.4.2 SGMII Receive AC Timing Specifications Table 27 provides the SGMII receive AC timing specifications. Source synchronous clocking is not supported. Clock is recovered from the data. Figure 9 shows the SGMII receiver input compliance mask eye diagram. Figure 9. Receive Input Compliance Mask Table 27. SGMII Receiver AC Timing Specifications At recommended operating conditions with XVDD_SRDS2 = 1.0 V ± 5%. Parameter Symbol Min Typ Max Unit Notes Deterministic jitter tolerance JD 0.37 — — UI p-p 1 Combined deterministic and random jitter tolerance JDR 0.55 — — UI p-p 1 Sinusoidal jitter tolerance Jsin 0.1 — — UI p-p 1 Total jitter tolerance JT 0.65 — — UI p-p 1 Bit error ratio BER — — 10-12 —— Unit interval UI 799.92 800 800.08 ps 2 AC coupling capacitor CTX 5— 200 nF 3 Notes: 1. Measured at receiver. 2. Each UI value is 800 ps ± 100 ppm. 3. The external AC coupling capacitor is required. It’s recommended to be placed near the device transmitter outputs. 01 0.275 0.4 0.6 0.725 0 Vrx_diffpp_max/2 Vrx_diffpp_min/2 –Vrx_diffpp_min/2 –Vrx_diffpp_max/2 Time (UI) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |