| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE20F2 数据表(PDF) 104 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE20F2 数据表(HTML) 104 Page - STMicroelectronics |
|
104 / 166 page ![]() On-chip peripherals ST7LITE20F2 ST7LITE25F2 ST7LITE29F2 104/166 Doc ID 8349 Rev 5 11.5.2 Main features ● 10-bit conversion ● Up to 7 channels with multiplexed input ● Linear successive approximation ● Data register (DR) which contains the results ● Conversion complete status flag ● On/off bit (to reduce consumption) The block diagram is shown in Figure 49. 11.5.3 Functional description Analog power supply VDDA and VSSA are the high and low level reference voltage pins. In some devices (refer to device pin out description) they are internally connected to the VDD and VSS pins. Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines. Figure 49. ADC block diagram Input voltage amplifier The input voltage can be amplified by a factor of 8 by enabling the AMPSEL bit in the ADCDRL register. When the amplifier is enabled, the input range is 0 V to VDD/8. CH2 CH1 EOC SPEED ADON 0 CH0 ADCCSR AIN0 AIN1 ANALOG TO DIGITAL CONVERTER AINx ANALOG MUX D4 D3 D5 D9 D8 D7 D6 D2 ADCDRH 3 D1 D0 ADCDRL 00 0 AMP SLOW AMP 0 RADC CADC HOLD CONTROL x 1 or x 8 AMPSEL bit SEL fADC fCPU 0 1 1 0 DIV 2 DIV 4 SLOW bit CAL |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |