ADM1026JSTZ-R7 datasheet(50/55 Pages) ONSEMI

50 / 55 page

ADM1026

http://onsemi.com

Table 76. REGISTER 3EH, FAN6 MEASURED VALUE (POWER-ON DEFAULT, 00H)

Bit

Name

R/W

Description

7–0

FAN6 Value

This register contains the measured value of the FAN6 tach input channel.

Table 77. REGISTER 3FH, FAN7 MEASURED VALUE (POWER-ON DEFAULT, 00H)

Bit

Name

R/W

Description

7–0

FAN7 Value

This register contains the measured value of the FAN7 tach input channel.

Table 78. REGISTER 40H, EXT1 HIGH LIMIT (POWER-ON DEFAULT 64H/1005C)

Bit

Name

R/W

Description

7–0

Ext1 High Limit

R/W

This register contains the high limit of the Ext1 Temp channel.

Table 79. REGISTER 41H, EXT2/AIN9 HIGH LIMIT (POWER-ON DEFAULT 64H/1005C)

Bit

Name

R/W

Description

7–0

Ext2 Temp/

AIN9 High Limit

R/W

This register contains the high limit of the Ext2 Temp/AIN9 channel depending on

which one is configured.

Table 80. REGISTER 42H, 3.3 V STBY HIGH LIMIT (POWER-ON DEFAULT FFH)

Bit

Name

R/W

Description

7–0

3.3 V STBY High Limit

R/W

This register contains the high limit of the 3.3 V STBY analog input channel.

Table 81. REGISTER 43H, 3.3 V MAIN HIGH LIMIT (POWER-ON DEFAULT FFH)

Bit

Name

R/W

Description

7–0

3.3 V MAIN High Limit

R/W

This register contains the high limit of the 3.3 V MAIN analog input channel.

Table 82. REGISTER 44H, +5.0 V HIGH LIMIT (POWER-ON DEFAULT FFH)

Bit

Name

R/W

Description

7–0

+5.0 V High Limit

R/W

This register contains the high limit of the +5.0 V analog input channel.

Table 83. REGISTER 45H, VCCP HIGH LIMIT (POWER-ON DEFAULT FFH)

Bit

Name

R/W

Description

7–0

VCCP High Limit

R/W

This register contains the high limit of the VCCP analog input channel.

Table 84. REGISTER 46H, +12 V HIGH LIMIT (POWER-ON DEFAULT FFH)

Bit

Name

R/W

Description

7–0

+12 V High Limit

R/W

This register contains the high limit of the +12 V analog input channel.

Table 85. REGISTER 47H, −12 V HIGH LIMIT (POWER-ON DEFAULT FFH)

Bit

Name

R/W

Description

7–0

−12 V High Limit

R/W

This register contains the high limit of the -12 V analog input channel.

Table 86. REGISTER 48H, EXT1 LOW LIMIT (POWER-ON DEFAULT 80H)

Bit

Name

R/W

Description

7–0

Ext1 Low Limit

R/W

This register contains the low limit of the Ext1 Temp channel.

ADM1026JSTZ-R7 数据表(PDF) 50 Page - ON Semiconductor

ADM1026JSTZ-R7 数据表(HTML) 50 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载

链接网址

ADM1026JSTZ-R7 数据表(PDF) 50 Page - ON Semiconductor

ADM1026JSTZ-R7 数据表(HTML) 50 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表 下载

链接网址

数据表下载