数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADM1026JSTZ-R7 数据表(PDF) 3 Page - ON Semiconductor

部件名 ADM1026JSTZ-R7
功能描述  Complete Thermal System Management Controller
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

ADM1026JSTZ-R7 数据表(HTML) 3 Page - ON Semiconductor

  ADM1026JSTZ-R7 Datasheet HTML 1Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 2Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 3Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 4Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 5Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 6Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 7Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 8Page - ON Semiconductor ADM1026JSTZ-R7 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 55 page
background image
ADM1026
http://onsemi.com
3
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter
Rating
Unit
Positive Supply Voltage (VCC)
6.5
V
Voltage on +12 VIN Pin
+20
V
Voltage on −12 VIN Pin
−20
V
Voltage on Analog Pins
−0.3 to (VCC + 0.3)
V
Voltage on Open-drain Digital Pins
−0.3 to +6.5
V
Input Current at Any Pin
5
mA
Package Input Current
20
mA
Maximum Junction Temperature (TJMAX)
150
C
Storage Temperature Range
−65 to +150
C
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec)
215
200
C
ESD Rating
−12 VIN Pin
All Other Pins
1000
2000
V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.
Table 2. THERMAL CHARACTERISTICS
Package Type
qJA
qJC
Unit
48-lead LQFP
50
10
C/W
Table 3. PIN ASSIGNMENT
Pin No.
Mnemonic
Type
Description
1
GPIO9
Digital I/O
General-purpose I/O pin that can be configured as digital inputs or outputs.
2
GPIO8
Digital I/O
General-purpose I/O pin that can be configured as digital inputs or outputs.
3
FAN0/GPIO0
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
4
FAN1/GPIO1
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
5
FAN2/GPIO2
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
6
FAN3/GPIO3
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
7
3.3 V MAIN
Analog Input
Monitors the main 3.3 V system supply. Does not power the device.
8
DGND
Ground
Ground pin for digital circuits.
9
FAN4/GPIO4
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
10
FAN5/GPIO5
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
11
FAN6/GPIO6
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
12
FAN7/GPIO7
Digital I/O
Fan tachometer input with internal 10 kW pullup resistor to 3.3 V STBY. Can be
reconfigured as a general-purpose, open drain, digital I/O pin.
13
SCL
Digital Input
Open Drain Serial Bus Clock. Requires a 2.2 kW pullup resistor.
14
SDA
Digital I/O
Serial Bus Data. Open drain I/O. Requires a 2.2 kW pullup resistor.
15
ADD/NTESTOUT
Digital Input
This is a three-state input that controls the two LSBs of the serial bus address. It
also functions as the output for NAND tree testing.
16
CI
Digital Input
An active high input that captures a chassis intrusion event in Bit 6 of Status
Register 4. This bit remains set until cleared, as long as battery voltage is applied
to the VBAT input, even when the ADM1026 is powered off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com