ADM1026JSTZ-R7 datasheet(12/55 Pages) ONSEMI

12 / 55 page

ADM1026

http://onsemi.com

2. Data is sent over the serial bus in sequences of nine

clock pulses, 8 bits of data followed by an

acknowledge bit from the slave device. Data

transitions on the data line must occur during the

low period of the clock signal and remain stable

during the high period, because a low-to-high

transition when the clock is high may be interpreted

as a stop signal.

If the operation is a write operation, the first data

byte after the slave address is a command byte.

This tells the slave device what to expect next. It

may be an instruction telling the slave device to

expect a block write, or it may simply be a register

address that tells the slave where subsequent data is

to be written.

Because data can flow in only one direction as

defined by the R/W bit, it is not possible to send a

command to a slave device during a read operation.

Before doing a read operation, it may first be

necessary to do a write operation to tell the slave

what type of read operation to expect and/or the

address from which data is to be read.

3. When all data bytes have been read or written, stop

conditions are established. In write mode, the master

pulls the data line high during the 10th clock pulse

to assert a stop condition. In read mode, the master

device releases the SDA line during the low period

before the ninth clock pulse, but the slave device

does not pull it low (called No Acknowledge). The

master takes the data line low during the low period

before the 10th clock pulse, then high during the

10th clock pulse to assert a stop condition.

*If it is required to perform several read or write operations in

succession, the master can send a repeat start condition instead

of a stop condition to begin a new operation.

Figure 16. General SMBus Write Timing Diagram

R/W

SCL

SDA

ACK. BY

SLAVE

START BY

MASTER

FRAME 1

SLAVE ADDRESS

FRAME 2

COMMAND CODE

ACK. BY

SLAVE

D 6

ACK. BY

SLAVE

STOP BY

MASTER

FRAME N

DATA BYTE

SCL

(CONTINUED)

SDA

(CONTINUED)

ACK. BY

SLAVE

FRAME 3

DATA BYTE

Figure 17. General SMBus Read Timing Diagram

R/W

SCL

SDA

ACK. BY

MASTER

START BY

MASTER

FRAME 1

SLAVE ADDRESS

FRAME 2

DATA BYTE

ACK. BY

SLAVE

D 6

NO ACK.

STOP BY

MASTER

FRAME N

DATA BYTE

SCL

(CONTINUED)

SDA

(CONTINUED)

ACK. BY

MASTER

FRAME 3

DATA BYTE

ADM1026JSTZ-R7 数据表(PDF) 12 Page - ON Semiconductor

ADM1026JSTZ-R7 数据表(HTML) 12 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载

链接网址

ADM1026JSTZ-R7 数据表(PDF) 12 Page - ON Semiconductor

ADM1026JSTZ-R7 数据表(HTML) 12 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表 下载

链接网址

数据表下载