数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM186 数据表(PDF) 99 Page - Advanced Micro Devices

部件名 AM186
功能描述  High-Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers with RAM
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM186 数据表(HTML) 99 Page - Advanced Micro Devices

Back Button AM186 Datasheet HTML 95Page - Advanced Micro Devices AM186 Datasheet HTML 96Page - Advanced Micro Devices AM186 Datasheet HTML 97Page - Advanced Micro Devices AM186 Datasheet HTML 98Page - Advanced Micro Devices AM186 Datasheet HTML 99Page - Advanced Micro Devices AM186 Datasheet HTML 100Page - Advanced Micro Devices AM186 Datasheet HTML 101Page - Advanced Micro Devices AM186 Datasheet HTML 102Page - Advanced Micro Devices AM186 Datasheet HTML 103Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 112 page
background image
Am186TMER and Am188TMER Microcontrollers Data Sheet
99
DRAF
T
Switching Characteristics over Commercial and Industrial Operating Ranges
Reset and Bus Hold (25 MHz and 33 MHz)
Notes:
All timing parameters are measured at VCC/2 with 50 pF loading on CLKOUTA, unless otherwise noted. All
output test conditions are with CL=50 pF. For switching tests, VIL=0.3 V and VIH =VCC–0.3 V.
a
This timing must be met to guarantee recognition at the next clock.
Switching Characteristics over Commercial and Industrial Operating Ranges
Reset and Bus Hold (40 MHz and 50 MHz)
Notes:
All timing parameters are measured at VCC/2 with 50 pF loading on CLKOUTA, unless otherwise noted. All
output test conditions are with CL=50 pF. For switching tests, VIL=0.3 V and VIH =VCC–0.3 V.
a
This timing must be met to guarantee recognition at the next clock.
Preliminary
Parameter
25 MHz
33 MHz
No.
Symbol
Description
Min
Max
Min
Max
Unit
Reset and Bus Hold Timing Requirements
5
tCLAV
AD Address Valid Delay
0
20
0
15
ns
15
tCLAZ
AD Address Float Delay
0
20
0
15
ns
57
tRESIN
RES Setup Time
10
8
ns
58
tHVCL
HOLD Setup(a)
10
8
ns
Reset and Bus Hold Timing Responses
62
tCLHAV
HLDA Valid Delay
0
20
0
15
ns
63
tCHCZ
Command Lines Float Delay
20
15
ns
64
tCHCV
Command Lines Valid Delay (after Float)
20
15
ns
Preliminary
Parameter
40 MHz
50 MHz
No.
Symbol
Description
Min
Max
Min
Max
Unit
Reset and Bus Hold Timing Requirements
5
tCLAV
AD Address Valid Delay
0
12
0
10
ns
15
tCLAZ
AD Address Float Delay
0
12
0
10
ns
57
tRESIN
RES Setup Time
5
5
ns
58
tHVCL
HOLD Setup(a)
5
5
ns
Reset and Bus Hold Timing Responses
62
tCLHAV
HLDA Valid Delay
0
12
0
10
ns
63
tCHCZ
Command Lines Float Delay
12
10
ns
64
tCHCV
Command Lines Valid Delay (after Float)
12
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com