AM79C978VCSLASHW datasheet(173/261 Pages) AMD

173 / 261 page

Am79C978

173

9-8

D2_SCALE

These bits correspond to the

DATA_SCALE

field

the

PMCSR (offset Register 44 of the

PCI configuration space, bits 14-

13). Refer to the description of

DATA_SCALE for the meaning of

this field.

These bits are always read ac-

cessible. D2_SCALE is read only.

Cleared by H_RESET and is not

affected by S_RESET or setting

the STOP bit.

7-0

DATA2

These bits correspond to the PCI

DATA register (offset Register 47

of the PCI configuration space,

bits 7-0). Refer to the description

of DATA register for the meaning

of this field.

These bits are always read ac-

cessible. DATA2 is read only.

Cleared by H_RESET and is not

affected by S_RESET or setting

the STOP bit.

BCR40: PCI DATA Register 3 (DATA3) Alias

Note: This register is an alias of the DATA register and

also of the DATA_SCALE field of the PCMCR register.

Since these two are read only, BCR40 provides a

means of programming them through the EEPROM.

The contents of this register are copied into the corre-

sponding fields pointed with the DATA_SEL field set to

three. Bits 15-0 in this register are programmable

through the EEPROM.

Bit

Name

Description

15-10 RES

Reserved locations. Written as

zeros and read as undefined.

9-8

D3_SCALE

These bits correspond to the

DATA_SCALE field of the PMC-

SR (offset Register 44 of the PCI

configuration space, bits 14-13).

Refer

the

description

DATA_SCALE for the meaning of

this field.

These bits are always read ac-

cessible. D3_SCALE is read only.

Cleared by H_RESET and is not

affected by S_RESET or setting

the STOP bit.

7-0

DATA3

These bits correspond to the PCI

DATA register (offset Register 47

of the PCI configuration space,

bits 7-0). Refer to the description

of DATA register for the meaning

of this field.

These bits are always read ac-

cessible. DATA3 is read only.

Cleared by H_RESET and is not

affected by S_RESET or setting

the STOP bit.

BCR41: PCI DATA Register 4 (DATA4) Alias

Note: This register is an alias of the DATA register and

also of the DATA_SCALE field of the PCMCR register.

Since these two are read only, BCR41 provides a

means of programming them through the EEPROM.

The contents of this register are copied into the corre-

sponding fields pointed with the DATA_SEL field set to

four. Bits 15-0 in this register are programmable

through the EEPROM.

Bit

Name

Description

15-10 RES

Reserved locations. Written as

zeros and read as undefined.

9-8

D4_SCALE

These bits correspond to the

DATA_SCALE field of the PMC-

SR (offset register 44 of the PCI

configuration space, bits 14-13).

Refer

the

description

DATA_SCALE for the meaning of

this field.

Read

accessible

always.

D4_SCALE is read only. Cleared

by H_RESET and is not affected

by S_RESET or setting the STOP

bit

7-0

DATA4

These bits correspond to the PCI

DATA register (offset Register 47

of the PCI configuration space,

bits 7-0). Refer to the description

of DATA register for the meaning

of this field.

Read accessible always. DATA4

read

only.

Cleared

H_RESET and is not affected by

S_RESET or setting the STOP

bit.

AM79C978VC/W 数据表(PDF) 173 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 173 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM79C978VC/W 数据表(PDF) 173 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 173 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载