AM79C978VCSLASHW datasheet(129/261 Pages) AMD

129 / 261 page

Am79C978

129

15-0

CRBAU

Contains the upper 16 bits of the

current receive buffer address at

which the Am79C978 controller

will store incoming frame data.

These bits are read/write acces-

sible only when either the STOP

or the SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET, or STOP.

CSR20: Current Transmit Buffer Address Lower

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

CXBAL

Contains the lower 16 bits of the

current transmit buffer address

from which the Am79C978 con-

troller is transmitting.

These bits are read/write acces-

sible only when either the STOP

or the SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET, or STOP.

CSR21: Current Transmit Buffer Address Upper

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

CXBAU

Contains the upper 16 bits of the

current transmit buffer address

from which the Am79C978 con-

troller is transmitting.

These bits are read/write acces-

sible only when either the STOP

or the SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET, or STOP.

CSR22: Next Receive Buffer Address Lower

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

NRBAL

Contains the lower 16 bits of the

next receive buffer address to

which the Am79C978 controller

will store incoming frame data.

These bits are read/write acces-

sible only when either the STOP

or the SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET, or STOP.

CSR23: Next Receive Buffer Address Upper

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

NRBAU

Contains the upper 16 bits of the

next receive buffer address to

which the Am79C978 controller

will store incoming frame data.

These bits are read/write acces-

sible only when either the STOP

or the SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET, or STOP.

CSR24: Base Address of Receive Ring Lower

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

BADRL

Contains the lower 16 bits of the

base address of the Receive

Ring.

These bits are read/write acces-

sible only when either the STOP

or the SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET, or STOP.

CSR25: Base Address of Receive Ring Upper

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

BADRU

Contains the upper 16 bits of the

base address of the Receive

Ring.

These bits are read/write acces-

sible only when either the STOP

or the SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET, or STOP.

CSR26: Next Receive Descriptor Address Lower

Bit

Name

Description

31-16

RES

Reserved locations. Written as

zeros and read as undefined.

AM79C978VC/W 数据表(PDF) 129 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 129 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM79C978VC/W 数据表(PDF) 129 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 129 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载