数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS494002 数据表(PDF) 18 Page - Cirrus Logic

部件名 CS494002
功能描述  Multi-Standard Audio Decoder Family
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS494002 数据表(HTML) 18 Page - Cirrus Logic

Back Button CS494002 Datasheet HTML 14Page - Cirrus Logic CS494002 Datasheet HTML 15Page - Cirrus Logic CS494002 Datasheet HTML 16Page - Cirrus Logic CS494002 Datasheet HTML 17Page - Cirrus Logic CS494002 Datasheet HTML 18Page - Cirrus Logic CS494002 Datasheet HTML 19Page - Cirrus Logic CS494002 Datasheet HTML 20Page - Cirrus Logic CS494002 Datasheet HTML 21Page - Cirrus Logic CS494002 Datasheet HTML 22Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 100 page
background image
18
1.12 Switching Characteristics — SPI Control Port Slave Mode (DSPAB)
(TA =25 °C; VDD, PLLVDD = 2.5 V; VDDSD = 3.3 V; CL =20pF)
Notes: 1. The specification fsck indicates the maximum speed of the hardware. The system designer should be
aware that the actual maximum speed of the communication port may be limited by the DSP application
code. The relevant application code user’s manual should be consulted for the software speed
limitations.
2. Data must be held for sufficient time to bridge the transition time of FSCCLK.
3. FINTREQ goes high only if there is no data to be read from the DSP at the rising edge of FSCCLK for
the second-to-last bit of the last byte of data during a read operation as shown.
4. If FINTREQ goes high as indicated in (Note 3), then FINTREQ is guaranteed to remain high until the
next rising edge of FSCCLK. If there is more data to be read at this time, FINTREQ goes active low
again. Treat this condition as a new read transaction. Raise chip select to end the current read
transaction and then drop it, followed by the 7-bit address and the R/W bit (set to 1 for a read) to start
a new read transaction.
Parameter
Symbol
Min
Max
Units
FSCCLK clock frequency
(Note 1)
fsck
-2
MHz
FCS falling to FSCCLK rising
tcss
20
-
ns
FSCCLK low time
tscl
150
-
ns
FSCCLK high time
tsch
150
-
ns
Setup time FSCDIN to FSCCLK rising
tcdisu
50
-
ns
Hold time FSCCLK rising to FSCDIN
(Note 2)
tcdih
50
-
ns
Transition time from FSCCLK to FSCDOUT valid
tscdov
-40
ns
Time from FSCCLK rising to FINTREQ rising
(Note 3)
tscrh
-200
ns
Hold time for FINTREQ from FSCCLK rising
(Note 4, 5)
tscrl
0-
ns
Time from FSCCLK falling to FCS rising
tsccsh
20
-
ns
High time between active FCS
tcsht
200
-
ns
Time from FCS rising to FSCDOUT high-Z
tcscdo
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com