CS494002 datasheet(22/100 Pages) CIRRUS

22 / 100 page

1.14 Switching Characteristics — Digital Audio Input (DSPAB)

(TA =25 °C; VDD, PLLVDD = 2.5 V; VDDSD = 3.3 V; CL =20pF)

Notes: 1. This timing parameter is defined from the active edge of FSCLKN1/2. The active edge of FSCLKN1/2

is the point at which the data is valid.

2. Slave mode is defined as FSCLKN1/2 and FLRCLKN1/2 driven by an external source.

Parameter

Symbol

Min

Max

Unit

FSCLKN1 period for Slave mode

Tsclki

FSCLKN1 duty cycle for Slave mode

Slave Mode

(Note 2)

Time from active edge of FSCLKN1(2) to FLRCLKN1(2) transition

Tstlr

Time from FLRCLKN1(2) transition to FSCLKN1(2) active edge

Tlrts

FSDATAN1(2) setup to FSCLKN1(2) transition

(Note 1)

Tsdsus

FSDATAN1(2) hold time after FSCLKN1(2) transition

(Note 1)

Tsdhs

Tsclki

Tlrts

Tstlr

Tsdsus

Tsdhs

FS C L K N 1

F S DA T A N1

F L RC L K N1

FS C L K N 2

F L RCL K N 2

FS D A TA N 2

Figure 13. Digital Audio Input Data, Slave Clock Timing

CS494002 数据表(PDF) 22 Page - Cirrus Logic

CS494002 数据表(HTML) 22 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载