 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
Z8018233FSC 数据表(PDF) 34 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z8018233FSC 数据表(HTML) 34 Page - Zilog, Inc. |
|
|
34 / 109 page  3-34 Z80182/Z8L182 ZILOG INTELLIGENT PERIPHERAL PRELIMINARY Zilog DS971820600 76543210 Break feature bit 0 = dissolve 1 = enable BRK0 Read/Write Addr 12H Break detect bit 0 = no break 1 = break Break generate bit 0 = no break 1 = break ASCI CHANNELS CONTROL REGISTERS (Continued) Figure 15. ASCI Transmit Data Register (Ch. 0) 76543 210 Transmit Data TDR0 Write Only Addr 06H xxxxxxxx Received Data TSR1 Read Only Addr 09H Figure 18. ASCI Receive Data Register (Ch. 1) Figure 16. ASCI Transmit Data Register (Ch. 1) 7654321 0 Transmit Data TDR1 Write Only Addr 07H xxxxxxxx Received Data TSR0 Read Only Addr 08H Figure 17. ASCI Receive Data Register (Ch. 0) Figure 19. ASCI Break Control Register (Ch. 0) 76543210 Break feature enable bit 0 = disable 1 = enable BRK1 Read/Write Addr 13H Break detect bit 0 = no break 1 = break Break generate bit 0 = no break 1 = break Figure 20. ASCI Break Control Register (Ch. 1) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
