数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

Z8018233FSC 数据表(PDF) 71 Page - Zilog, Inc.

部件名 Z8018233FSC
功能描述  ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP??
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8018233FSC 数据表(HTML) 71 Page - Zilog, Inc.

Back Button Z8018233FSC Datasheet HTML 67Page - Zilog, Inc. Z8018233FSC Datasheet HTML 68Page - Zilog, Inc. Z8018233FSC Datasheet HTML 69Page - Zilog, Inc. Z8018233FSC Datasheet HTML 70Page - Zilog, Inc. Z8018233FSC Datasheet HTML 71Page - Zilog, Inc. Z8018233FSC Datasheet HTML 72Page - Zilog, Inc. Z8018233FSC Datasheet HTML 73Page - Zilog, Inc. Z8018233FSC Datasheet HTML 74Page - Zilog, Inc. Z8018233FSC Datasheet HTML 75Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 109 page
background image
3-71
Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
PRELIMINARY
Zilog
DS971820600
Bits 3-1 Interrupt ID Bits
This 3-bit field is used to determine the highest priority
interrupt pending (see Table 19).
Bit 0 Interrupt Pending
This bit is logic 0 and interrupt is pending.
When the PC accesses the IIR, the contents of the register
and all pending interrupts are frozen. Any new interrupts
will be recorded, but not acknowledged, during the IIR
access.
Although this bit is disabled by default, it is advised that
this bit is enabled to prevent interrupt conflict between
MIMIC and ESCC interrupts.
0
0
000000
D7
D6
D5
D4
D3
D2
D1
D0
Interrupt ID bit (2)
Always '0'
Always '0'
FIFO Enabled Flag
FIFO Enabled Flag
Interrupt ID bit (1)
Interrupt ID bit (0)
0 if Interrupt Pending
Figure 73. Interrupt Identification Register
(PC Read Only, Address 02H)
(Z180 MPU no access)
Interrupt Identification Register
Bit 7 and Bit 6 FIFO’s Enabled
These bits will read 1 if the FIFO mode is enabled on the
MIMIC.
Bit 5 and Bit 4 Always Read 0
Reserved bits.
0
0
000000
D7
D6
D5
D4
D3
D2
D1
D0
Framing Error
Break Interrupt
THRE
TEMT
Error in RCVR FIFO
Parity Error
Overrun Error
Data Ready
Figure 74. Line Status Register
(PC Read Only, Address 05H)
(Z180 MPU Read/Write bits 6, 4, 3, 2, Address xxF5H)
Table 19. Interrupt Identification Field
b3
b2
b1
Priority
Interrupt Source
INT Reset Control
0
1
1
Highest
Overrun, Parity, Framing error
Read Line Status Register
or Break detect bits set by MPU
0
1
0
2nd
Received Data trigger level
RCVR FIFO drops below trigger level
1
1
0
2nd
Receiver Timeout with data
Read RCVR FIFO
in RCVR FIFO.
0
0
1
3rd
Transmitter Holding
Writing to the Transmitter Holding
Register Empty.
Register or reading the Interrupt
Identification Register when the
THRE is the source of the interrupt.
0
0
0
4th
MODEM status: CTS,
Reading the MODEM
DSR, RI or DCD
status register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com