数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

Z8018233FSC 数据表(PDF) 73 Page - Zilog, Inc.

部件名 Z8018233FSC
功能描述  ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP??
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8018233FSC 数据表(HTML) 73 Page - Zilog, Inc.

Back Button Z8018233FSC Datasheet HTML 69Page - Zilog, Inc. Z8018233FSC Datasheet HTML 70Page - Zilog, Inc. Z8018233FSC Datasheet HTML 71Page - Zilog, Inc. Z8018233FSC Datasheet HTML 72Page - Zilog, Inc. Z8018233FSC Datasheet HTML 73Page - Zilog, Inc. Z8018233FSC Datasheet HTML 74Page - Zilog, Inc. Z8018233FSC Datasheet HTML 75Page - Zilog, Inc. Z8018233FSC Datasheet HTML 76Page - Zilog, Inc. Z8018233FSC Datasheet HTML 77Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 109 page
background image
3-73
Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
PRELIMINARY
Zilog
DS971820600
0
0
000000
D7
D6
D5
D4
D3
D2
D1
D0
Even Parity Sel.
Stick Parity
Parity Enable
# of Stop Bits
Word Length Sel.
Set Break
DALB
Figure 76. Line Control Register
(PC Read/Write, Address 03H)
(Z180 MPU Read Only, Address xxF3H)
Line Control Register
Bit 7 Divisor Latch Access Bit (DALB)
This bit allow access to the divisor latch by the PC/XT/AT.
If this bit is set to 1, access to the Transmitter, Receiver and
Interrupt Enable Registers is disabled. When an access is
made to address 0 the Divisor Latch Least Significant byte
is accessed. If an access is made to address 1, the Divisor
Latch Most Significant byte is accessed.
Bit 6 - Bit 0
These bits do not affect the Z80182/Z8L182 directly,
however they can be read by the Z180 MPU and the 16550
MIMIC modes can be emulated by the Z180 MPU.
Modem Control Register
Bit 7-5 Reserved
Reserved for future use, always 0.
Bit 4 Loop
When this bit is set to 1, D3-D0 field reflects the status of
Modem Status Register, as follows:
RI
=
Out 1
DCD
=
Out 2
DSR
=
DTR
CTS
=
RTS
Emulation of the 16550 UART loop back feature must be
done by the Z180 MPU, except in the above conditions.
Bit 3 Out 2
This bit controls the tri-state on the HINTR pin if bits 2 and
1 are 10. Otherwise it can be read by the Z180 MPU.
Bits 2, 1, 0
These bits have no direct control of the 16550 MIMIC
interface and the Z180 MPU must emulate the function if
it is to be implemented.
0
0
000000
D7
D6
D5
D4
D3
D2
D1
D0
DDCD
CTS
TERI
DDSR
DCTS
DSR
RI
DCD
Figure 78. Modem Status Register
(PC Read Only, Address 06H)
(Z180 MPU Read/Write bits 7-4, Address xxF6H)
0
0
000000
D7
D6
D5
D4
D3
D2
D1
D0
Out 2
Loop
Out 1
RTS
DTR
Reserved
Figure 77. Modem Control Register
(PC Read/Write, Address 04H)
(Z180 MPU Read Only, Address xxF4H)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com