| 数据搜索系统,热门电子元器件搜索 |
|
Z8018233FSC 数据表(PDF) 41 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z8018233FSC 数据表(HTML) 41 Page - Zilog, Inc. |
|
41 / 109 page ![]() 3-41 Z80182/Z8L182 ZILOG INTELLIGENT PERIPHERAL PRELIMINARY Zilog DS971820600 MWI1 MWI0 DMS0 DIM1 DIM0 111 R/W 1 R/W 00 R/W 00 R/W DMA Ch 1 I/O Memory Mode Select Addr 32H Bit Upon Reset DMS1 IWI0 /DREQi Select, i = 1, 0 I/0 Wait Insertion IWI1 DCNTL R/W R/W R/W R/W R/W Memory Wait Insertion DM1, 0 00 01 10 11 Transfer Mode M - I/O M - I/O I/O - M I/O - M Address Increment/Decrement DMSi 1 0 Sense Edge Sense Level Sense MWI1, 0 00 01 10 11 No. of Wait States 0 1 2 3 IWI1, 0 00 01 10 11 No. of Wait States 1 2 3 4 MAR1+1 MAR1-1 IAR1 Fixed IAR1 Fixed IAR1 Fixed IAR1 Fixed MAR1+1 MAR1-1 * Note: * If using ROM/RAM Chip Select wait state generators, the Z180 wait state generator should be set to 0. Figure 42. DMA/WAIT Control Register |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |