数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

Z8018233FSC 数据表(PDF) 7 Page - Zilog, Inc.

部件名 Z8018233FSC
功能描述  ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP??
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8018233FSC 数据表(HTML) 7 Page - Zilog, Inc.

Back Button Z8018233FSC Datasheet HTML 3Page - Zilog, Inc. Z8018233FSC Datasheet HTML 4Page - Zilog, Inc. Z8018233FSC Datasheet HTML 5Page - Zilog, Inc. Z8018233FSC Datasheet HTML 6Page - Zilog, Inc. Z8018233FSC Datasheet HTML 7Page - Zilog, Inc. Z8018233FSC Datasheet HTML 8Page - Zilog, Inc. Z8018233FSC Datasheet HTML 9Page - Zilog, Inc. Z8018233FSC Datasheet HTML 10Page - Zilog, Inc. Z8018233FSC Datasheet HTML 11Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 109 page
background image
3-7
Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
PRELIMINARY
Zilog
DS971820600
Z180 MPU DMA SIGNALS
/TEND0.
Transfer End 0 (output, active Low). This output
is asserted active during the last write cycle of a DMA
operation. It is used to indicate the end of the block
transfer. /TEND0 is multiplexed with CKA1 on the
CKA1//TEND0 pin.
/TEND1.
Transfer End 1 (output, active Low). This output
is asserted active during the last write cycle of a DMA
operation. It is used to indicate the end of the block
transfer. /TEND1 is multiplexed with the ESCC signal
/RTSB and the 16550 MIMIC interface signal /HRxRDY on
the /TEND1//RTSB//HRxRDY pin.
/DREQ0.
DMA request 0 (input, active Low). /DREQ0 is
used to request a DMA transfer from DMA channel 0. The
DMA channel monitors the input to determine when an
external device is ready for a read or write operation. This
input can be programmed to be either level or edge
sensed. /DREQ0 is multiplexed with CKA0 on the
CKA0//DREQ0 pin.
/DREQ1.
DMA request 1 (input, active Low). /DREQ1 is
used to request a DMA transfer from DMA channel 1. The
DMA channel monitors the input to determine when an
external device is ready for a read or write operation. This
input can be programmed to be either level or edge
sensed.
Z85230 ESCCSIGNALS
TxDA.
Transmit Data (output, active High). This output
signal transmits channel A’s serial data at standard TTL
levels. This output can be tri-stated during power down
modes.
TxDB.
Transmit Data (output, active High). This output
signal transmits channel B’s serial data at standard TTL
levels. In Z80182/Z8L182 mode 1, TxDB is multiplexed
with the 16550 MIMIC interface /HDDIS signal on the
TxDB//HDDIS pin.
RxDA.
Receive Data (inputs, active High). These inputs
receive channel A’s serial data at standard TTL levels.
RxDB.
Receive Data (input, active High). These inputs
receive channel B’s serial data at standard TTL levels. In
Z80182/Z8L182 mode 1 RxDB is multiplexed with the
16550 MIMIC HA1 input on the RxDB/HA1 pin.
/TRxCA.
Transmit/Receive Clock (input or output, active
Low). The functions of this pin are under channel A program
control. /TRxCA may supply the receive clock or the
transmit clock in the Input mode or supply the output of the
digital phase-locked loop, the crystal oscillator, the baud
rate generator, or the transmit clock in the output mode.
/TRxCB.
Transmit/Receive Clock (input or output, active
Low). The functions of this pin are under channel B program
control. /TRxCB may supply the receive clock or the
transmit clock in the input mode or supply the output of the
Digital Phase-Locked Loop (DPLL), the crystal oscillator,
the baud rate generator, or the transmit clock in output
mode. In Z80182/Z8L182 mode 1 /TRxCB is multiplexed
with the 16550 MIMIC interface HA0 input on the
/TRxCB/HA0 pin.
/RTxCA.
Receive/Transmit Clock (input, active Low). The
functions of this pin are under channel A program control.
In channel A, /RTxCA may supply the receive clock, the
transmit clock, the clock for the baud rate generator, or the
clock for the DPLL. This pin can also be programmed for
use by the /SYNCA pin as a crystal oscillator. The receive
clock may be 1, 16, 32, or 64 times the data rate in
asynchronous mode.
/RTxCB.
Receive/Transmit Clock (input, active Low). The
functions of this pin are under channel B program control.
In channel B, /RTxCB may supply the receive clock, the
transmit clock, the clock for the baud rate generator, or the
clock for the DPLL. This pin can also be programmed for
use by the /SYNCB pin as a crystal oscillator. The receive
clock may be 1, 16, 32, or 64 times the data rate in
asynchronous mode. In Z80182/Z8L182 mode 1 the
/RTxCB signal is multiplexed with 16550 MIMIC interface
HA2 input on the /RTxCB/HA2 pin.
Z180MPU TIMER SIGNALS
T
OUT. Timer Out (output, active High). TOUT is the pulse
output from PRT channel 1. This line is multiplexed with
A18 of the address bus on the A18/T
OUT pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com