数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB3320 数据表(PDF) 25 Page - Microchip Technology

部件名 USB3320
功能描述  Highly Integrated Full Featured Hi-Speed USB 2.0 ULPI Transceiver
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB3320 数据表(HTML) 25 Page - Microchip Technology

Back Button USB3320 Datasheet HTML 21Page - Microchip Technology USB3320 Datasheet HTML 22Page - Microchip Technology USB3320 Datasheet HTML 23Page - Microchip Technology USB3320 Datasheet HTML 24Page - Microchip Technology USB3320 Datasheet HTML 25Page - Microchip Technology USB3320 Datasheet HTML 26Page - Microchip Technology USB3320 Datasheet HTML 27Page - Microchip Technology USB3320 Datasheet HTML 28Page - Microchip Technology USB3320 Datasheet HTML 29Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 70 page
background image
 2014-2015 Microchip Technology Inc.
DS00001792B-page 25
USB3320
Note 5-2
VDDIO
must be powered to tri-state the ULPI interface in this configuration.
5.5.4
START-UP
The power on default state of the USB3320 is ULPI Synchronous mode. The USB3320 requires the following conditions
to begin operation: the power supplies must be stable, the REFCLK must be present and the RESETB pin must be high.
After these conditions are met, the USB3320 will begin ULPI operation that is described in Section 6.0, "ULPI Opera-
tion".
Figure 5-9 below shows a timing diagram to illustrate the start-up of the USB3320. At T0, the supplies are stable and
the USB3320 is held in reset mode. At T1, the Link drives RESETB high after the REFCLK has started. The RESETB
pin may be brought high asynchronously to REFCLK. At this point the USB3320 will drive idle on the data bus and assert
DIR
until the internal PLL has locked. After the PLL has locked, the USB3320 will check that the Link has de-asserted
STP
and at T2 it will de-assert DIR and begin ULPI operation.
The ULPI bus will be available as shown in Figure 5-9 in the time defined as TSTART given in Table 4-2. If the REFCLK
signal starts after the RESETB pin is brought high, then time T0 will begin when REFCLK starts. TSTART also assumes
that the Link has de-asserted STP. If the Link has held STP high the USB3320 will hold DIR high until STP is de-
asserted. When the LINK de-asserts STP, it must drive a ULPI IDLE one cycle after DIR de-asserts.
1
1
0
RESET Mode
1
1
1
Full USB operation as described in Section 6.0, "ULPI
Operation".
Note:
Anytime VBAT is powered per Table 3-2, the VDD33 pin will be powered up.
FIGURE 5-9:
ULPI START-UP TIMING
TABLE 5-3:
OPERATING MODE VS. POWER SUPPLY CONFIGURATION (CONTINUED)
VDD33
VDD18
RESETB
Operating Modes Available
DIR
RESETB
STP
TSTART
REFCLK
T1
T2
T0
SUPPLIES
STABLE
PHY Drives Idle
DATA[7:0]
REFCLK valid
PHY Tri-States
PHY Tri-States
PHY Drives High
LINK Drives Low
RXCMD
IDLE
IDLE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com