USB3320 datasheet(8/70 Pages) MICROCHIP

8 / 70 page

USB3320

DS00001792B-page 8

 2014-2015 Microchip Technology Inc.

VBUS

I/O,

Analog

N/A

This pin connects to an external resistor

(RVBUS) connected to the VBUS pin of the

USB cable. This pin is used for the VBUS

comparator inputs and for VBUS pulsing

during session request protocol. See

Table 5-7, "Required RVBUS Resistor

Value".

Input,

Analog

N/A

pin of the USB cable. For applications

not using ID this pin can be connected to

VDD33

. For an A-Device ID is grounded.

For a B-Device ID is floated.

RBIAS

Analog,

CMOS

N/A

Bias Resistor pin. This pin requires an

8.06kΩ (±1%) resistor to ground, placed as

close as possible to the USB3320.

Nominal voltage during ULPI operation is

0.8V.

Output,

CMOS

N/A

External resonator pin. When using an

external clock on REFCLK, this pin should

be floated.

REFCLK

Input,

CMOS

N/A

ULPI Output Clock Mode:

Reference frequency as defined in Table 5-

10.

ULPI Input Clock Mode:

60MHz ULPI clock input.

RESETB

Input,

CMOS,

Low

When low, the part is suspended with all

ULPI outputs tri-stated. When high, the

USB3320 will operate as a normal ULPI

device, as described in Section 5.5.2. The

state of this pin may be changed

asynchronously to the clock signals. When

asserted for a minimum of 1 microsecond

and then de-asserted, the ULPI registers

are reset to their default state and all

internal state machines are reset.

VDD18

Power

N/A

External 1.8V Supply input pin. This pad

needs to be bypassed with a 0.1uF

capacitor to ground, placed as close as

possible to the USB3320.

STP

Input,

CMOS

High

The Link asserts STP for one clock cycle

to stop the data stream currently on the

bus. If the Link is sending data to the

transceiver, STP indicates the last byte of

data was on the bus in the previous cycle.

VDD18

Power

N/A

External 1.8V Supply input pin. This pad

needs to be bypassed with a 0.1uF

capacitor to ground, placed as close as

possible to the USB3320.

DIR

Output,

CMOS

N/A

Controls the direction of the data bus.

When the transceiver has data to transfer

to the Link, it drives DIR high to take

ownership of the bus. When the

transceiver has no data to transfer it drives

DIR

low and monitors the bus for

commands from the Link.

VDDIO

Power

N/A

External 1.8V to 3.3V ULPI supply input

pin. This voltage sets the value of VOH for

the ULPI signals. This pad needs to be

bypassed with a 0.1uF capacitor to ground,

placed as close as possible to the

USB3320.

FLAG

GND

Ground

N/A

Ground.

TABLE 2-1:

USB3320 PIN DESCRIPTION (CONTINUED)

Name

Direction/

Type

Active

Level

Description

USB3320 数据表(PDF) 8 Page - Microchip Technology

USB3320 数据表(HTML) 8 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载

链接网址

USB3320 数据表(PDF) 8 Page - Microchip Technology

USB3320 数据表(HTML) 8 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表 下载

链接网址

数据表下载