USB3320 datasheet(43/70 Pages) MICROCHIP

43 / 70 page

 2014-2015 Microchip Technology Inc.

DS00001792B-page 43

USB3320

stops data transmissions and enters Full-Speed mode with 15KΩ pull-down resistors on DP and DM. The suspended

device goes to Full-Speed mode with a pull-up on DP. Both the host and device remain in this state until one of them

drives DM high (this is called a resume).

While in Low Power Mode, the Data interface is redefined so that the Link can monitor Linestate and the VBUS voltage.

In Low Power Mode DATA[3:0] are redefined as shown in Table 6-4. Linestate[1:0] is the combinational output of the

Single-Ended Receivers. The “int” or interrupt signal indicates an unmasked interrupt has occurred. When an unmasked

interrupt or linestate change has occurred, the Link is notified and can determine if it should wake-up the transceiver.

Note 6-2

LineState: These signals reflect the current state of the Full-Speed single ended receivers.

LineState[0] directly reflects the current state of DP. LineState[1] directly reflects the current state of

. When DP=DM=0 this is called "Single Ended Zero" (SE0). When DP=DM=1, this is called

"Single Ended One" (SE1).

An unmasked interrupt can be caused by the following comparators changing state: VbusVld, SessVld, SessEnd, and

IdGnd. If any of these signals change state during Low Power Mode and the bits are enabled in either the USB Interrupt

Enable Rising or USB Interrupt Enable Falling registers, DATA[3] will assert. During Low Power Mode, the VbusVld and

SessEnd comparators can have their interrupts masked to lower the suspend current as described in Section 6.3.4.

While in Low Power Mode, the Data bus is driven asynchronously because all of the transceiver clocks are stopped

during Low Power Mode.

FIGURE 6-9:

ENTERING LOW POWER MODE FROM SYNCHRONOUS MODE

TABLE 6-4:

INTERFACE SIGNAL MAPPING DURING LOW POWER MODE

Signal

Maps to

Direction

Description

linestate[0]

DATA[0]

OUT

Combinatorial LineState[0] driven directly by the Full-Speed single

ended receiver. Note 6-2

linestate[1]

DATA[1]

OUT

Combinatorial LineState[1] driven directly by the Full-Speed single

ended receiver. Note 6-2

reserved

DATA[2

]

OUT

Driven Low

int

DATA[3]

OUT

Active high interrupt indication. Must be asserted whenever any

unmasked interrupt occurs.

reserved

DATA[7:4]

OUT

Driven Low

DIR

CLK

DATA[7:0]

STP

NXT

TXD CMD

(reg write)

Idle

Reg Data[n]

Idle

T10

Turn

Around

Low Power Mode

SUSPENDM

(ULPI Register Bit)

...

USB3320 数据表(PDF) 43 Page - Microchip Technology

USB3320 数据表(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载