STA310 datasheet(7/90 Pages) STMICROELECTRONICS

7 / 90 page

7/90

STA310

• Data From a Prologic downmix (encoder)

“Lrclk” “Sclk” “PcmClk”

- S/P DIF Output

2.1.3 Control I/F

I2C slave or parallel interface:

The device configuration and the command issuing is done via this interface. To facilitate the contact with the

MCU, 2 interrupt lines (IRQB and INTLINE) are available.

ARCHITECTURE OVERVIEW

3.1 Data flow

The STA310 is based on a programmable MMDSP+ core optimized for audio decoding algorithms.

Dedicated hardware has been added to perform specific operations such as bitstream depacking or IEC data

formatting.

The arrows in Figure 3 indicate the data flow within the chip.

The compressed bitstream is input via the data input interface.

Data are transferred on a byte basis to the FIFO. This FIFO allows burst input data at up to 33Mbit/s.

The input processor, which is composed of a packet parser and an audio parser, unpacks the bitstream (Packet

parser) and verifies the syntax of the incoming stream (audio parser).

The compressed audio frames with their associated information (PTS) are stored into the circular frame buffer.

While a second frame is stored in the circular frame buffer, the first frame is extracted by the audio core decoder

which decodes it to produce audio samples.

The PCM unit converts the samples to the PCM format. The PCM unit controls also the channel delay buffer in

order to delay each channel independently.

In parallel, the IEC unit transmits non compressed data or compressed data according to the selected mode. In

the compressed mode, the data are extracted directly from the circular buffer and formatted according to the

IEC-61937 standard. In non compressed mode, the left and right PCM channels formatted by the PCM unit are

output by the IEC unit, according to the SPDIF standard

Figure 1. Architecture and data flows

DATAIN

INPUT DATA

INTERFACE

HOST

INTERFACE

CONTROL,

STATUS

CLOCKS

FIFO

256 x 8

INPUT

PROCESSOR

CIRCULAR FRAME BUFFER

CORE AUDIO

IEC958

FORMATER

PCM UNIT

CHANNEL DELAY

BUFFER (35ms)

DECODER

IEC958

(1937)

OUT

PCMOUT

STA310 数据表(PDF) 7 Page - STMicroelectronics

STA310 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载