STA310 datasheet(87/90 Pages) STMICROELECTRONICS

87 / 90 page

87/90

STA310

INIT_RAM

RAM initialization

Address : 0xFF

Type: RO

Software Reset: 1

Hardware Reset: 0

Description:

The register is used to signal when the STA310 has finished to boot.

After a soft reset or a hardware reset, or a hardware reset, the host processor must wait until INIT_RAM hold

the value “1”.

the host can then start to configure the STA310 according to its application

APPENDIX A OVERVIEW OF THE CHIP

This STA310 is based on a very high performances low power general purpose DSP core, MMDSP+, and a set

of dedicated peripherals. Internal audio and system PLL allows to configure the chip for a wide range of audio

frequencies and DSP processing power (1 to 100 Mips).

A.1 Architectural Block Diagram

765

432

Reserved

RAM_INIT

ST ASDSP

Xbus

Ybus

Emulation

18Kx24

Rom

15Kx24

Ram

32 Kinstr

Rom

S/Pdif

I2S

Packet

Parser

Frame Buffer

32k x 8

Parallel

Audio

Parser

Dbit/Nbit

DMA x 3

pcm

RS232

Data in

Host

host

registers

Sys PLL

in/out

slave

1WS Mem

Audio PLL

Two

MMDSP+

core

Parallel

I2C

64Kx8

2048 bits

input FIFO

CRC

checkers

256x24

Ram

768words

Ram

S/Pdiff

out

4x2

out

CNA interf

I2S/Sony

DMA

4Kx16

Ram

Second Serial Input

I2Sin

STA310 数据表(PDF) 87 Page - STMicroelectronics

STA310 数据表(HTML) 87 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载