数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA310 数据表(PDF) 76 Page - STMicroelectronics

部件名 STA310
功能描述  62-CH. MULTISTANDARD AUDIO DECODER
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA310 数据表(HTML) 76 Page - STMicroelectronics

Back Button STA310 Datasheet HTML 72Page - STMicroelectronics STA310 Datasheet HTML 73Page - STMicroelectronics STA310 Datasheet HTML 74Page - STMicroelectronics STA310 Datasheet HTML 75Page - STMicroelectronics STA310 Datasheet HTML 76Page - STMicroelectronics STA310 Datasheet HTML 77Page - STMicroelectronics STA310 Datasheet HTML 78Page - STMicroelectronics STA310 Datasheet HTML 79Page - STMicroelectronics STA310 Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 90 page
background image
STA310
76/90
the handling of the second input.
KAR_UPDATE
Change active Karaoke functions
Address: 0x93
Type: R/W
Reset Value: 0
Description:
This register loads the new Karaoke configuration
into the internal registers when UPDATE is set to ’1’.
When the bit is reset to ’0’ the system continues in the
configuration last loaded.
9.21 Second serial input registers
SFREQ2
Sampling frequency of voice channel
Address: 0x94
Type: RO
Reset Value: 0
Description:
This register sets the sampling frequency, Fs, of the
incoming PCM stream.
CANINPUT_MODE
Selection of input data format
Address: 0x95
Type: R/W
Reset Value: 0x00
Description;
This register specifies the input format for configuring
the handling of the second input.
9.22 Linear PCM (DVD audio) registers
LPCMA_DOWNMIX
Downmix
Address: 0x6F
Type: R/W
Software Reset: NC
Bitfield
Description
DINEN
DIN enable: 0: disabled, 1: enabled
WS[1:0]
PCM precision: 00: 16-bit mode, 01: 18-bit
mode, 10: 20-bit mode, 11: 24-bit mode
CLK_POL 0: Data and WS change on clockalling
edge
1: Data and WS change on clockising
edge
WS_POL
0: Left data word = WS low, right data word
= WS high
1: Left data word = WS high, right data
word = WS low
DELAY
0: First bit of data occurs on transition of
WS
1: First bit of data occurs with 1 clock cycle
delay (I2S compatible)
JUSTIF
0: Left padded, 1: Right padded
765
43
21
0
Reserved
UPDATE
7654321
0
Reserved
Value
Fs (KHz) 48 44.1 32 -
96 88.2 64
-
24 22.05
Value
(decimal)
012
3
4
5
6
7
8
9
Fs (KHz) 16
-
12 11.02
5
8
- 192 176.4 128
-
Value
(decimal)
10 11 12
13
14 15 16
17
18
19
7654321
0
SWAP
MODE[6;0]
Bitfield
Description
MODE
[6:0]
0: 16 slots mode
1: 16 slots mode, LSB first
2: 32 slots mode, left aligned
3: 32 slots mode, right aligned
4: 32 slots mode, I2S mode
5: 32 slots mode, sign extended
6: 32 slots mode, 8-bit data
7: 32 slots mode16-bit data
SWAP
Channel swap: 0: Left channel first, 1: Right
channel firs
7654321
0
Reserved
Value



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com