ST7MC1 datasheet(207/308 Pages) STMICROELECTRONICS

207 / 308 page

ST7MC1/ST7MC2

207/308

MOTOR CONTROLLER (Cont’d)

AN WEIGHT REGISTER (MWGHT)

Read/Write

Reset Value: 0000 0000 (00h)

Bits 7:0 = AN[7:0]: A Weight Value.

These bits contain the AN weight value for the mul-

tiplier. In autoswitched mode the MCOMP register

is automatically loaded with:

when a Z event occurs.

(*) depending on the DCB bit in the MCRA regis-

ter.

PRESCALER & SAMPLING REGISTER

(MPRSR)

Read/Write

Reset Value: 0000 0000 (00h)

Bits 7:4 = SA[3:0]: Sampling Ratio.

These bits contain the sampling ratio value for cur-

rent mode. Refer to Table 47, “Sampling Frequen-

cy Selection,” on page 188.

Bits 3:0 = ST[3:0]: Step Ratio.

These bits contain the step ratio value. It acts as a

prescaler for the MTIM timer and is auto incre-

mented/decremented with each R+ or R- event.

Refer to Table 40, “Step Frequency/Period Range

(4MHz),” on page 178 and Table 41, “Modes of

Accessing MTIM Timer-Related Registers,” on

page 178.

INTERRUPT MASK REGISTER (MIMR)

Read/Write

Reset Value: 0000 0000 (00h)

Bit 7 = PUM: PWM Update Mask bit.

0: PWM Update interrupt disabled

1: PWM Update interrupt enabled

Bit 6 = SEM: Speed Error Mask bit.

0: Speed Error interrupt disabled

1: Speed Error interrupt enabled

Bit 5 = RIM: Ratio update Interrupt Mask bit.

0: Ratio update interrupts (R+ and R-) disabled

1: Ratio update interrupts (R+ and R-) enabled

Bit 4 = CLIM: Current Limitation Interrupt Mask bit.

0: Current Limitation interrupt disabled

1: Current Limitation interrupt enabled

This interrupt is available only in Voltage Mode

(VOC1 bit=0 in MCRA register) and occurs when

the Motor current feedback reaches the external

current limitation value.

Bit 3 = EIM: Emergency stop Interrupt Mask bit.

0: Emergency stop interrupt disabled

1: Emergency stop interrupt enabled

Bit 2 = ZIM: Back EMF Zero-crossing Interrupt

Mask bit.

0: BEMF Zero-crossing Interrupt disabled

1: BEMF Zero-crossing Interrupt enabled

Bit 1 = DIM: End of Demagnetization Interrupt

Mask bit.

0: End of Demagnetization interrupt disabled

1: End of Demagnetization interrupt enabled if the

HDM or SDM bit in the MCRB register is set

Bit 0 = CIM: Commutation / Capture Interrupt

Mask bit

0: Commutation / Capture Interrupt disabled

1: Commutation / Capture Interrupt enabled

AN7

AN6

AN5

AN4

AN3

AN2

AN1

AN0

SA3

SA2

SA1

SA0

ST3

ST2

ST1

ST0

Zn x MWGHT

256(d)

-1 x MWGHT

256(d)

(*)

PUM

SEM

RIM

CLIM

EIM

ZIM

DIM

CIM

ST7MC1 数据表(PDF) 207 Page - STMicroelectronics

ST7MC1 数据表(HTML) 207 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST7MC1 数据表(PDF) 207 Page - STMicroelectronics

ST7MC1 数据表(HTML) 207 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载