| 数据搜索系统,热门电子元器件搜索 |
|
ST7MC1 数据表(PDF) 203 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1 数据表(HTML) 203 Page - STMicroelectronics |
|
203 / 308 page ![]() ST7MC1/ST7MC2 203/308 MOTOR CONTROLLER (Cont’d) ■ 12-bit Mode (PMS bit = 0 in the MPCR register) This mode is useful for MCMP0 values ranging from 9 bits to 12 bits. Figure 121 presents the way Compare 0 and Compare U, V, W should be load- ed). It requires loading two bytes in the MCMPxH and MCMPxL registers (i.e. MCMP0, MCMPU, MCMPV and MCMPW 16-bit registers) following the sequence described below: – write to the MCMPxL register (LSB) first – then write to the MCMPxH register (MSB). The 16-bit value is then ready to be transferred in the active register as soon as an update event oc- curs. This sequence is necessary to avoid poten- tial conflicts with update interrupts causing the hardware transfer from preload to active registers: if an update event occurs in the middle of the above sequence, the update is effective only when the MSB has been written. ■ 8-bit PWM mode (PMS bit = 1 in MPCR register) This mode is useful whenever the MCMP0 value is less or equal to 8-bits. It allows significant CPU re- source savings when computing three-phase duty cycles during PWM interrupt routines. In this mode, the Compare 0 and Compare U, V, W reg- isters have the same size (8 bits). The extension of the MCMPx registers is done in using the OVFx bits in the MPCR register (refer to Figure 121). These bits force the related duty-cycles to 100% and are reset by hardware on occurence of a PWM update event. Note about read access to registers with preload: during read accesses, values read are the content of the preload registers, not the active registers. Note about compare register active bit loca- tions: the 13 active bits of the MCMPx registers are left-aligned. This allows temporary calculations to be done with 16-bit precision, round-up is done automatically to the 13-bit format when loading the values of the MCMPx registers. Note about MCMP0x registers: the configuration MCMP0H=MCMP0L=0 is not allowed Figure 121. Comparison between 12-bit and 8-bit PWM mode OvfX b0 b7 MCMP0H b0 b7 MCMP0L b0 b7 MCMPxH b0 b7 MCMPxL Ext b0 b7 MCMP0H b0 b7 MCMP0L b0 b7 MCMPxH b0 b7 MCMPxL MPCR 12-bit PWM mode (PMS bit = 0) 8-bit PWM mode (PMS bit = 1) b0 b7 OvfW OvfV OvfU Ext Bit not available Bit extending comparison range Equivalent bit location PWM frequency set-up Phase x duty cycle set-up PWM frequency set-up Phase x duty cycle set-up 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |