LSM6DSL datasheet(34/113 Pages) STMICROELECTRONICS

34 / 113 page

Functionality

LSM6DSL

34/113

DocID028475 Rev 5

5.5.2

FIFO mode

In FIFO mode (FIFO_CTRL5 (0Ah) (FIFO_MODE_[2:0] = 001) data from the output

channels are stored in the FIFO until it is full.

To reset FIFO content, Bypass mode should be selected by writing FIFO_CTRL5 (0Ah)

(FIFO_MODE_[2:0]) to '000' After this reset command, it is possible to restart FIFO mode by

writing FIFO_CTRL5 (0Ah)(FIFO_MODE_[2:0]) to '001'.

FIFO buffer memorizes up to 4096 samples of 16 bits each but the depth of the FIFO can be

resized by setting the FTH [11:0] bits in FIFO_CTRL1 (06h) and FIFO_CTRL2 (07h). If the

STOP_ON_FTH bit in CTRL4_C (13h) is set to '1', FIFO depth is limited up to FTH [11:0]

bits in FIFO_CTRL1 (06h) and FIFO_CTRL2 (07h).

5.5.3

Continuous mode

Continuous mode (FIFO_CTRL5 (0Ah) (FIFO_MODE_[2:0] = 110) provides a continuous

FIFO update: as new data arrives, the older data is discarded.

A FIFO threshold flag FIFO_STATUS2 (3Bh)(FTH) is asserted when the number of unread

samples in FIFO is greater than or equal to FIFO_CTRL1 (06h) and FIFO_CTRL2

(07h)(FTH [11:0]).

It is possible to route FIFO_STATUS2 (3Bh)(FTH) to the INT1 pin by writing in register

INT1_CTRL (0Dh)(INT1_FTH) = ‘1’ or to the INT2 pin by writing in register INT2_CTRL

(0Eh)(INT2_FTH) = ‘1’.

A full-flag interrupt can be enabled, INT1_CTRL (0Dh)(INT_ FULL_FLAG) = '1', in order to

indicate FIFO saturation and eventually read its content all at once.

If an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and

the OVER_RUN flag in FIFO_STATUS2 (3Bh) is asserted.

In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of

unread samples available in FIFO_STATUS1 (3Ah) and FIFO_STATUS2 (3Bh)

(DIFF_FIFO[11:0]).

5.5.4

Continuous-to-FIFO mode

In Continuous-to-FIFO mode FIFO_CTRL5 (0Ah)(FIFO_MODE_[2:0] = 011), FIFO behavior

changes according to the trigger event detected in one of the following interrupt registers

FUNC_SRC1 (53h), TAP_SRC (1Ch), WAKE_UP_SRC (1Bh) and D6D_SRC (1Dh).

When the selected trigger bit is equal to '1', FIFO operates in FIFO mode.

When the selected trigger bit is equal to '0', FIFO operates in Continuous mode.

5.5.5

Bypass-to-Continuous mode

In Bypass-to-Continuous mode (FIFO_CTRL5 (0Ah) (FIFO_MODE_[2:0] = '100'), data

measurement storage inside FIFO operates in Continuous mode when selected triggers in

one of the following interrupt registers FUNC_SRC1 (53h), TAP_SRC (1Ch),

WAKE_UP_SRC (1Bh)and D6D_SRC (1Dh) are equal to '1', otherwise FIFO content is

reset (Bypass mode).

LSM6DSL 数据表(PDF) 34 Page - STMicroelectronics

LSM6DSL 数据表(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载