数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2-Auto 数据表(PDF) 58 Page - STMicroelectronics

部件名 ST7MC1K2-Auto
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2-Auto 数据表(HTML) 58 Page - STMicroelectronics

Back Button ST7MC1K2-Auto Datasheet HTML 54Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 55Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 56Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 57Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 58Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 59Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 60Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 61Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 62Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Supply, reset and clock management
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto,
58/371
6.6.8
MCC beep control register (MCCBCR)
6.6.9
Main clock controller register map and reset values
MCCBCR
Reset value: 0000 0000 (00h)
76543
210
Reserved
ADSTS
ADC IE
BC[1:0]
-
R/W
R/W
R/W
Table 14.
MCCBCR register description
Bit
Name
Function
7:4
-
Reserved, must be kept cleared
3ADSTS
A/D converter sample time stretch
This bit is set and cleared by software to enable or disable the A/D converter sample time stretch
feature.
0: AD sample time stretch disabled (for standard impedance analog inputs)
1: AD sample time stretch enabled (for high impedance analog inputs)
2ADC IE
A/D converter interrupt enable
This bit is set and cleared by software to enable or disable the A/D converter interrupt.
0: AD Interrupt disabled
1: AD Interrupt enabled
1:0
BC[1:0]
Beep control
These 2 bits select the PF1 pin beep capability:
00: Beep mode (with fOSC2 =8 MHz) =off
01: Beep mode (with fOSC2 = 8 MHz) = .~2 kHz (output beep signal ~50% duty
cycle)
10: Beep mode (with fOSC2 = 8 MHz) = .~1 kHz (output beep signal ~50% duty
cycle)
11: Beep mode (with fOSC2 = 8 MHz) = .~500 Hz (output beep signal ~50% duty
cycle)
The beep output signal is available in Active Halt mode but has to be disabled to reduce the
consumption.
Table 15.
Main clock controller register map and reset values
Address (Hex.)
Register label
7
6
5
4
3
2
1
0
0040h
SICSR, page0
reset value
PAGE
0
VDIE
0
VDF
0
LVDRF
x0
CFIE
0
CSSD
0
WDGRF
x
0040h
SICSR, page1
reset value
PAGE
00
VCOEN
0
LOCK
x
PLLEN
00
CKSEL
00
002Ch
MCCSR
reset value
MCO
0
CP1
0
CP0
0
SMS
0
TB1
0
TB0
0
OIE
0
OIF
0
002Dh
MCCBCR
reset value
0
0
0
0
ADSTS
0
ADCIE
0
BC1
0
BC0
0
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com