数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2-Auto 数据表(PDF) 46 Page - STMicroelectronics

部件名 ST7MC1K2-Auto
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2-Auto 数据表(HTML) 46 Page - STMicroelectronics

Back Button ST7MC1K2-Auto Datasheet HTML 42Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 43Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 44Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 45Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 46Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 47Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 48Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 49Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Supply, reset and clock management
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto,
46/371
Figure 11.
Reset block diagram
1.
See Section 11.2.2: Illegal opcode reset on page 309 for more details on illegal opcode reset conditions.
The RESET pin is an asynchronous signal which plays a major role in EMS performance. In
a noisy environment, it is recommended to follow the guidelines mentioned in the electrical
characteristics section.
6.4.3
External power-on reset
If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must
ensure by means of an external reset circuit that the reset signal is held low until VDD is over
the minimum level specified for the selected fOSC frequency.
A proper reset signal for a slow rising VDD supply can generally be provided by an external
RC network connected to the RESET pin.
6.4.4
Internal low voltage detector (LVD) reset
Two different reset sequences caused by the internal LVD circuitry can be distinguished:
Power-on reset
Voltage drop reset
The device RESET pin acts as an output that is pulled low when VDD <VIT+ (rising edge) or
VDD <VIT- (falling edge) as shown in Figure 12.
The LVD filters spikes on VDD larger than tg(VDD) to avoid parasitic resets.
6.4.5
Internal watchdog reset
The RESET sequence generated by a internal watchdog counter overflow is shown in
Figure 12.
Starting from the Watchdog counter underflow, the device RESET pin acts as an output that
is pulled low during at least tw(RSTL)out.
Reset
RON
VDD
Watchdog reset
LVD reset
Internal
reset
Pulse
generator
Filter
Illegal opcode reset 1)
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com