AT83C5111 datasheet(35/86 Pages) ATMEL

35 / 86 page

AT8xC5111

4190A–8051–11/02

pins (see Figure 12). To prevent bus conflicts on the MISO line, only one slave should

be selected at a time by the Master for a transmission.

In a Master configuration, the SS line can be used in conjunction with the MODF flag in

the SPI Status register (SPSTA) to prevent multiple masters from driving MOSI and

SCK (see Error Conditions).

Baud Rate

In Master mode, the baud rate can be selected from a baud rate generator which is con-

troled by three bits in the SPCON register: SPR2, SPR1 and SPR0. The Master clock is

chosen from one of seven clock rates resulting from the division of the internal clock by

2, 4, 8, 16, 32, 64 or 128, or an external clock.

Table 28 gives the different clock rates selected by SPR2:SPR1:SPR0.

Table 1. SPI Master Baud Rate Selection

SPR2:SPR1:SPR0

Clock Rate

Baud Rate Divisor (BD)

000

CkIdle /2

001

CkIdle /4

010

CkIdle/8

011

CkIdle/16

100

CkIdle /32

101

CkIdleH /64

110

CkIdle /128

128

111

External clock

Output of BRG

AT83C5111 数据表(PDF) 35 Page - ATMEL Corporation

AT83C5111 数据表(HTML) 35 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载