数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT83C5111 数据表(PDF) 42 Page - ATMEL Corporation

部件名 AT83C5111
功能描述  Low Pin Count 8-bit Microcontroller with A/D Converter
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT83C5111 数据表(HTML) 42 Page - ATMEL Corporation

Back Button AT83C5111 Datasheet HTML 38Page - ATMEL Corporation AT83C5111 Datasheet HTML 39Page - ATMEL Corporation AT83C5111 Datasheet HTML 40Page - ATMEL Corporation AT83C5111 Datasheet HTML 41Page - ATMEL Corporation AT83C5111 Datasheet HTML 42Page - ATMEL Corporation AT83C5111 Datasheet HTML 43Page - ATMEL Corporation AT83C5111 Datasheet HTML 44Page - ATMEL Corporation AT83C5111 Datasheet HTML 45Page - ATMEL Corporation AT83C5111 Datasheet HTML 46Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 86 page
background image
42
AT8xC5111
4190A–8051–11/02
Serial Peripheral Status Register
(SPSTA)
The Serial Peripheral Status Register contains flags to signal the following conditions.
Data transfer complete
Write collision
Inconsistent logic level on SS pin (mode fault error)
Table 31 describes the SPSTA register and explains the use of every bit in the register:
Table 4. Serial Peripheral Status and Control Register
Reset value = 00X0XXXXb
7654
3210
SPIF
WCOL
-
MODF
----
Bit
Number
Bit
Mnemonic
R/W
Mode
Description
7SPIF
R
Serial Peripheral data transfer flag
Cleared by hardware to indicate data that transfer is in progress or has
been approved by a clearing sequence.
Set by hardware to indicate that the data transfer has been completed.
6WCOL
R
Write Collision flag
Cleared by hardware to indicate that no collision has occurred or has
been approved by a clearing sequence.
Set by hardware to indicate that a collision has been detected.
5-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
4MODF
R
Mode Fault
Cleared by hardware to indicate that the SS pin is at appropriate logic
level, or has been approved by a clearing sequence.
Set by hardware to indicate that the SS pin is at inappropriate logic
level
3-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
2-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
1-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit
0-
RW
Reserved
The value read from this bit is indeterminate. Do not set this bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com