DS31256 datasheet(105/183 Pages) MAXIM

105 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

105 of 183

ready to be read. During a write operation, this bit is set to 1 while the write is taking place. It is set to 0 once the

write operation has completed.

RDMAC

Receive DMA Channel Configuration

0774h

Bit #

Name

Default

Bit #

Name

D15

D14

D13

D12

D11

D10

Default

Note: Bits that are underlined are read-only, all other bits are read-write.

Bits 0 to 15/Receive DMA Configuration RAM Data (D0 to D15). Data that is written to or read from the

receive DMA configuration RAM.

9.3 Transmit Side

9.3.1 Overview

The transmit DMA uses a scatter-gather technique to read packet data from main memory. The host

keeps track of and decides from where (and when) the DMA should grab the outgoing packet data. A set

of descriptors that get handed back and forth between the host and the DMA can tell the DMA where to

obtain the packet data, and the DMA can tell the host when the data has been transmitted.

The transmit DMA operation has three main areas, as shown in Figure 9-10, Figure 9-11, and Table 9-G.

The host writes to the pending queue, informing the DMA which channels have packet data ready to be

transmitted. Associated with each pending-queue descriptor is a data buffer that contains the actual data

payload of the HDLC packet. The data buffers can be between 1 and 8188 Bytes in length (inclusive). If

an outgoing packet requires more memory than a data buffer contains, the host can link the data buffers

to handle packets of any size.

The done-queue descriptors contain information that the DMA wishes to pass to the host. The DMA

writes to the done queue when it has completed transmitting either a complete packet or data buffer (see

below for the discussion on the DMA update to the done queue). Through the done-queue descriptors,

the DMA informs the host about the status of the outgoing packet data. If an error occurs in the

transmission, the done queue can be used by the host to recover the packet data that did not get

transmitted and the host can then re-queue the packets for transmission.

If enabled, the DMA can burst read the pending-queue descriptors and burst write the done-queue

descriptors. This helps minimize PCI bus accesses, freeing the PCI bus up to do more time-critical

functions. See Sections 9.3.3 and 9.3.4 for more details on this feature.

DS31256 数据表(PDF) 105 Page - Maxim Integrated Products

DS31256 数据表(HTML) 105 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载