DS31256 datasheet(110/183 Pages) MAXIM

110 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

110 of 183

Figure 9-12. Transmit DMA Packet Handling

Buffer 1

Packet 1

1st Descriptor

(EOF=0/CV=0)

Buffer 2

Packet 1

2nd Descriptor

(EOF=0/CV=0)

Buffer 3

Packet 1

Last Descriptor

(EOF=1/CV=1)

Buffer 1

Packet 2

Last Descriptor

(EOF=1/CV=0)

Buffer 1

Packet 3

1st Descriptor

(EOF=0/CV=0)

Buffer 2

Packet 3

2nd Descriptor

(EOF=0/CV=0)

Buffer 3

Packet 3

Last Descriptor

(EOF=1/CV=1)

Buffer 1

Packet 4

Last Descriptor

(EOF=1/CV=0)

Buffer 1

Packet 5

Last Descriptor

(EOF=1/CV=0)

Buffer 1

Packet 6

1st Descriptor

(EOF=0/CV=0)

Buffer 2

Packet 6

2nd Descriptor

(EOF=0/CV=0)

Buffer 3

Packet 6

Last Descriptor

(EOF=1/CV=0)

PV=1

Next Pending

Descriptor Pointer

stored within the

Packet Descriptor

Last Pending Descriptor Pointer

Next Pending Descriptor Pointer

Next Descriptor Pointer

Start Descriptor Pointer

Next Pending

Descriptor Pointer

stored within the

Packet Descriptor

Transmit DMA Configuration RAM

Packet Chain

Column 1

Packet Chain

Column 2

Packet Chain

Column 3

Packet Chain

Column 4

DS31256 数据表(PDF) 110 Page - Maxim Integrated Products

DS31256 数据表(HTML) 110 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DS31256 数据表(PDF) 110 Page - Maxim Integrated Products

DS31256 数据表(HTML) 110 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载