数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS31256 数据表(PDF) 137 Page - Maxim Integrated Products

部件名 DS31256
功能描述  256-Channel, High-Throughput HDLC Controller
PDF  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

DS31256 数据表(HTML) 137 Page - Maxim Integrated Products

Back Button DS31256 Datasheet HTML 133Page - Maxim Integrated Products DS31256 Datasheet HTML 134Page - Maxim Integrated Products DS31256 Datasheet HTML 135Page - Maxim Integrated Products DS31256 Datasheet HTML 136Page - Maxim Integrated Products DS31256 Datasheet HTML 137Page - Maxim Integrated Products DS31256 Datasheet HTML 138Page - Maxim Integrated Products DS31256 Datasheet HTML 139Page - Maxim Integrated Products DS31256 Datasheet HTML 140Page - Maxim Integrated Products DS31256 Datasheet HTML 141Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
137 of 183
10.2PCI Configuration Register Description
Register Name:
PVID0
Register Description:
PCI Vendor ID/Device ID Register 0
Register Address:
0x000
LSB
Vendor ID (Read Only/Set to EAh)
Vendor ID (Read Only/Set to 13h)
Device ID (Read Only/Set to 34h)
MSB
Device ID (Read Only/Set to 31h)
Bits 0 to 15/Vendor ID. These read-only bits identify Dallas Semiconductor as the device’s manufacturer. The
vendor ID was assigned by the PCI Special Interest Group and is fixed at 13EAh.
Bits 16 to 31/Device ID. These read-only bits identify the DS31256 as the device being used. The device ID was
assigned by Dallas Semiconductor and is fixed at 3134h.
Register Name:
PCMD0
Register Description:
PCI Command/Status Register 0
Register Address:
0x004
LSB
STEPC
PARC
VGA
MWEN
SCC
MASC
MSC
IOC
Reserved (Read Only/Set to All Zeros)
FBBEN
PSEC
FBBCT
UDF
66MHz
Reserved (Read Only/Set to All Zeros)
MSB
PPE
PSE
MABT
TABTM
TABT
DTS1
DTS0
PARR
Note: Read-only bits in the PCMD0 register are underlined; all other bits are read-write.
The lower word (bits 0 to 15) of the PCMD0 register is the command portion and is used for PCI bus control.
When all bits in the lower word are set to 0, the device is logically disconnected from the bus for all accesses,
except for accesses to the configuration registers. The upper word (bits 16 to 31) is the status portion and is used
for status information. Reads to the status portion behave normally but writes are unique in that bits can be reset
(i.e., forced to 0) but not set (i.e., forced to 1). A bit in the status portion resets when 1 is written to that bit
position. Bit positions that have 0 written to them do not reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com